登录
首页 » VHDL » DS18B20的FPGA实现

DS18B20的FPGA实现

于 2022-12-27 发布 文件大小:3.08 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

基于FPGA的 温度传感器 DS18B20接口设计-FPGA DS18B20

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fft64
    verilog hdl 编写的64点fft代码,适合很多芯片(coded by verilog hdl that implement 64 point fft, suite to many core)
    2020-12-12 21:19:16下载
    积分:1
  • 基于fpga和xinlinx ise的小游戏的vhdl程序,希望对你有所帮助!
    基于fpga和xinlinx ise的小游戏的vhdl程序,希望对你有所帮助!-xinlinx and they simply based on the small game and ideally the VHDL process, and I hope to help you!
    2022-03-13 03:44:13下载
    积分:1
  • pingpang_ram
    乒乓RAM静态随机存储器的控制,用于解决数据流连续存储问题。(Ping pong RAM static random access control, to solve the problem of continuous data flow storage.)
    2020-09-22 10:17:50下载
    积分:1
  • 介绍了硬件语言的仿真软件modelsimse的操作是使用方法,可以为入门的参考资料...
    介绍了硬件语言的仿真软件modelsimse的操作是使用方法,可以为入门的参考资料-Introduction of the hardware language modelsimse operation simulation software is to use the method of reference for the entry
    2022-02-26 21:45:07下载
    积分:1
  • described dds direct digital frequency synthesis of the basic tenets addition to...
    讲述了dds直接数字频率合成的基本原理,同时用VHDL语言编写dds原代码用于生成正弦波,并在ISE开发平台进行仿真和MATLAB验证正弦波输出结果-described dds direct digital frequency synthesis of the basic tenets addition to the use of VHDL prepared dds source used to produce sine, and ISE development platform for simulation and verification MATLAB sine wave output
    2022-07-08 20:48:31下载
    积分:1
  • uart2spi-master
    说明:  this code works with spi and uart interfaces.
    2020-07-21 21:10:59下载
    积分:1
  • AD9764
    一个AD9764的基于FPGA的驱动,希望对有需要的朋友有所帮助(An AD9764 FPGA-based drive, we want to help a friend in need)
    2013-09-05 01:48:57下载
    积分:1
  • ADC TLC5510的测试程序,经过测试是非常简单和容易的
    ADC TLC5510的测试程序,经过测试通过,十分简单好用-ADC TLC5510 test procedures, after the test is very simple and easy
    2022-03-17 18:38:12下载
    积分:1
  • In the International Standards Organization Open Systems Interconnect (OSI) refe...
    在国际标准组织开放式系统互联(OSI)参考模型下,以太网是第二层协议。10G以太网使用IEEE(电气与电子工程师学会)802.3以太网介质访问控制协议(MAC)、IEEE 802.3以太网帧格式以及IEEE 802.3最小和最大帧尺寸。-In the International Standards Organization Open Systems Interconnect (OSI) reference model, Ethernet is the second-layer protocol. 10G Ethernet using the IEEE (Institute of Electrical and Electronics Engineers) 802.3 Ethernet Media Access Control Protocol (MAC), IEEE 802.3 Ethernet frame format, as well as the minimum and maximum IEEE 802.3 frame size.
    2022-04-21 05:06:12下载
    积分:1
  • 基于Verilog HDL的16位超前进位加法器 分为3个功能子模块
    基于Verilog HDL的16位超前进位加法器 分为3个功能子模块-Verilog HDL-based 16-bit CLA is divided into three functional sub-modules
    2022-02-05 08:39:21下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载