登录
首页 » VHDL » 自已写的一个16X16的乘法器,速度比较慢。初学者练习练习!

自已写的一个16X16的乘法器,速度比较慢。初学者练习练习!

于 2022-07-02 发布 文件大小:1.98 kB
0 210
下载积分: 2 下载次数: 1

代码说明:

自已写的一个16X16的乘法器,速度比较慢。初学者练习练习!-own writing an audio Multiplier, speed is relatively slow. Beginners practice practice!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • full adder in vhdl of 4 bits
    full adder in vhdl of 4 bits
    2022-02-01 04:44:39下载
    积分:1
  • src
    yuv444 与yuv422相互转换verilog语言(yuv444 to yuv422)
    2021-01-20 14:38:41下载
    积分:1
  • Lab1_flash_led
    说明:  EGO_1流水灯显示代码步骤过程全都有适合初学者练手(EGO_1 nxoiaocijpwjcpoewopvkpowevko)
    2020-12-22 11:39:08下载
    积分:1
  • cpu微命令vhdl源代码
    cpu微命令vhdl源代码-cpu-order VHDL source code
    2022-12-11 18:20:03下载
    积分:1
  • testbench.sv
    RS 编码和解码Verilog Code, 实现了RS(544,514)的编码和译码;(-RS Coding and Decoding Verilog code, implement RS(544,514))
    2016-09-25 16:05:54下载
    积分:1
  • CORDIC_vhdl
    基于VHDL语言的CORDIC算法实现,用于计算sin(x),cos(x)等,实测可用(Based on VHDL CORDIC algorithm, used to calculate sin (x), cos (x), etc., the measured available)
    2020-11-27 22:19:31下载
    积分:1
  • 译码器,将八位输出转换为七段译码显示,相当于7448驱动译码管...
    译码器,将八位输出转换为七段译码显示,相当于7448驱动译码管-Decoder, the 8 output is converted to seven segment decoding shows that the equivalent of 7448
    2022-05-30 05:04:27下载
    积分:1
  • msp430x41x
    低电源电压范围为1.8 V至3.6 V 超低功耗: - 主动模式:280μA,在1 MHz,2.2伏 - 待机模式:1.1μA - 关闭模式(RAM保持):0.1μA 五省电模式 欠待机模式唤醒 超过6微秒 16位RISC架构, 125 ns指令周期时间 12位A/ D转换器具有内部 参考,采样和保持,并 AutoScan功能 16位Timer_B随着三† 或七‡ 捕捉/比较随着阴影寄存器 具有三个16位定时器A 捕捉/比较寄存器 片上比较器 串行通信接口(USART), 选择异步UART或 同步SPI软件: - 两个USART(USART0 USART1)的† - 一个USART(USART0)‡ 掉电检测 电源电压监控器/监视器 可编程电平检测 串行板载编程, 无需外部编程电压 安全可编程代码保护 融合(Low Supply-Voltage Range, 1.8 V to 3.6 V Ultralow-Power Consumption: − Active Mode: 280 µ A at 1 MHz, 2.2 V − Standby Mode: 1.1 µ A − Off Mode (RAM Retention): 0.1 µ A Five Power Saving Modes Wake-Up From Standby Mode in Less Than 6 µ s 16-Bit RISC Architecture, 125-ns Instruction Cycle Time 12-Bit A/D Converter With Internal Reference, Sample-and-Hold and Autoscan Feature 16-Bit Timer_B With Three† or Seven‡ Capture/Compare-With-Shadow Registers 16-Bit Timer_A With Three Capture/Compare Registers On-Chip Comparator Serial Communication Interface (USART), Select Asynchronous UART or Synchronous SPI by Software: − Two USARTs (USART0, USART1)† − One USART (USART0)‡ Brownout Detector Supply Voltage Supervisor/Monitor With Programmable Level Detection Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse)
    2012-05-31 15:26:33下载
    积分:1
  • convotion_decode
    用verilog写的卷积码的编码程序以及viterbi译码程序(Use verilog write convolution code coding procedures and viterbi decoding program)
    2012-09-06 20:24:55下载
    积分:1
  • pipeline_FPGA
    FPGA流水线设计的资料,可以作为学习FPGA开发并行操作的一个经典教材,具有很好的指导作用。(FPGA pipeline design information can be developed as a learning FPGA parallel operation of a classic textbook, has a good guide.)
    2011-07-02 12:00:57下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载