登录
首页 » VHDL » 译码器,将八位输出转换为七段译码显示,相当于7448驱动译码管...

译码器,将八位输出转换为七段译码显示,相当于7448驱动译码管...

于 2022-05-30 发布 文件大小:4.62 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

译码器,将八位输出转换为七段译码显示,相当于7448驱动译码管-Decoder, the 8 output is converted to seven segment decoding shows that the equivalent of 7448

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Coding Style
    良好的Coding Style能减少Bug,减少锁存器出现的可能以及其他隐藏逻辑错误,也有助于减小芯片面积或所用资源(Good Coding Style can reduce Bug, reduce the possibility of latches and other hidden logic errors, and also help to reduce chip area or resources used.)
    2020-06-17 12:00:01下载
    积分:1
  • 本教程介绍了如何与IO设备在DE2板和H.
    This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.-This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.
    2022-01-31 07:25:53下载
    积分:1
  • FIR filter basic verilog code for implementation
    FIR filter basic verilog code for implementation-FIR filter basic verilog code for implementation
    2022-07-11 03:20:47下载
    积分:1
  • ATSHA204_SHA256HMAC
    ATSHA204_S加密芯片资料,学习使用该芯片必读资料(ATSHA204_S encryption chip data, required reading for learning to use the chip)
    2013-09-22 10:34:43下载
    积分:1
  • ADV7180
    files describe how to configure an ADV7180
    2010-03-17 22:49:23下载
    积分:1
  • 数字波形存储器VHDL源码,基于Quartus II开发。
    数字波形存储器VHDL源码,基于Quartus II开发。-Digital waveform memory VHDL source code, based on the Quartus II development.
    2022-01-26 14:31:04下载
    积分:1
  • 这是一个在Quartus II软件中编写的vhdl程序。程序下载后可用蜂鸣器播放音乐...
    这是一个在Quartus II软件中编写的vhdl程序。程序下载后可用蜂鸣器播放音乐 -This is a Quartus II software in the preparation of the VHDL program. After the buzzer can be used to download music player
    2022-06-14 11:30:29下载
    积分:1
  • sigmoid_FPGA
    sigmoid函数硬件实现,verilog代码及其测试用例(Sigmoid function hardware implementation, verilog code and test cases)
    2017-05-08 20:36:04下载
    积分:1
  • CORDIC的资源
    说明:  NCO生成原理接介绍、CORDIC算法原理介绍以及MATLAB与Verilog语言实现(Introduction to NCO generation principle)
    2020-01-03 13:57:22下载
    积分:1
  • 5L_SVPWM_ANPC_CPLD
    基于CPLD硬件描述语言编写的五电平SVPWM脉冲触发程序(Five level SVPWM pulse trigger program based on CPLD hardware description language)
    2020-12-14 16:19:15下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载