-
可编程ASCII
说明: 写出13个简单的Verilog demon,适合初学者观摩学习。配合实验报告,食用更佳。(Write 13 simple Verilog demon, suitable for beginners to observe and learn. With the experimental report, it is better to eat.)
- 2020-12-28 18:59:02下载
- 积分:1
-
:现场可编程门阵列(FPGA)在双FPGA芯片的特点
:针对现场可编程门阵列(FPGA)芯片的特点,研究FPGA中双向端口I/O的设计,同时给
出仿真初始化双向端口I/O的方法。采用这种双向端口的设计方法,选用Xilinx的Spartan2E芯片
设计一个多通道图像信号处理系统。-: For field programmable gate array (FPGA) chip features of FPGA in the bi-directional port I/O design, the simulation is initialized at the same time two-way port I/O method. Using this design method of two-way ports, optional Spartan2E the Xilinx chip to design a multi-channel image signal processing system.
- 2022-01-21 19:15:19下载
- 积分:1
-
TugasUAS_AuditTI_1504505017_Reguler
说明: ertyguhijop[lkjhvbn hiouopi][[poiuy
- 2019-02-05 09:18:23下载
- 积分:1
-
FDPIM_Encode
关于语音通信信道调制的程序代码,是论文的仿真程序(About voice communication channel modulation code, the authors of the paper simulation program)
- 2013-12-11 09:27:39下载
- 积分:1
-
SPI接口VHDL代码,内有说明,很详细.
SPI接口VHDL代码,内有说明,很详细.-SPI interface VHDL code, which has made it clear that, in great detail.
- 2022-03-31 21:18:26下载
- 积分:1
-
SSI-ABZ
说明: SSI转ABZ信号FPGA程序,测试完全可用(Function of SSI convert to ABZ signal,is available)
- 2019-05-19 15:37:48下载
- 积分:1
-
Quartus II TimeQuest时序分析器说明书
说明: Quartus II TimeQuest 时序分析器说明书;这本手册包含一组设计场景、约束指南以及相关建议。您应该熟悉 TimeQuest Timing Analyzer 和 Synopsys Design Constraint(SDC) 的基础知识,以便正确地使用这些指南。(Quartus II timequest timing analyzer manual; this manual contains a set of design scenarios, constraint guidelines, and related recommendations. You should be familiar with the basics of timequest timing analyzer and Synopsys design constraint (SDC) to use these guidelines correctly.)
- 2020-08-07 17:48:31下载
- 积分:1
-
apb_uart
基于APB总线的UART详细设计方案和实现(APB-based detailed design and implementation of UART)
- 2011-07-14 00:42:05下载
- 积分:1
-
Short-Protograph-Based-LDPC-Codes-
LDPC码的短循环对LDPC码性能的影响
(Short Protograph-Based LDPC Codes)
- 2013-04-21 19:06:42下载
- 积分:1
-
uart
用verilog语言编写的串口读写程序,波特率可调,亲测可用。(this is a program for UART by verilog, which is useful.)
- 2015-10-24 14:46:46下载
- 积分:1