登录
首页 » VHDL » 8路视频光端机的VHDL源码,此硬件使用以太网的SERDES 借用TBI接口传输PCM视频信号。...

8路视频光端机的VHDL源码,此硬件使用以太网的SERDES 借用TBI接口传输PCM视频信号。...

于 2022-07-04 发布 文件大小:283.99 kB
0 127
下载积分: 2 下载次数: 1

代码说明:

8路视频光端机的VHDL源码,此硬件使用以太网的SERDES 借用TBI接口传输PCM视频信号。-8-channel video PDH in VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • addsub32bit
    32bit floating point addition
    2021-04-06 18:19:02下载
    积分:1
  • VHDL_count 从 0000 到 9999 7 段 LED 显示器 (đếm 慈 0000 đến 9999 hiển 施耐 4 领导 7 đoạn)
    VHDL_count 从 0000 到 9999 7 段 LED 显示器 (đếm 慈 0000 đến 9999 hiển 施耐 4 领导 7 đoạn)
    2022-02-24 20:50:42下载
    积分:1
  • Verilog HDL系列和转换的准备。我用电流输出类型。股份有限公司...
    Verilog HDL编写的串并转换。采用iout类型口。包含源文件和测试文件。用Modsim编译。-Verilog HDL Series and the preparation of the conversion. I used iout types. Includes source and test papers. Modsim compiler used.
    2022-06-18 11:27:00下载
    积分:1
  • 看中国
    这是Verilog语言的if else 语句的优化,不同的写法,编译出来,结果会有很多不同。请大家自己斟酌。-see the Chinese
    2022-04-23 18:03:23下载
    积分:1
  • UART模块用VHDL。
    用VHDL语言编写的串口通讯模块,可以实现发送和接受功能。-A UART module writen in VHDL.
    2022-12-24 06:35:03下载
    积分:1
  • This project features a full
    This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM. The core acts as a slave WISHBONE device. The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an uncompressed PCM 16 bits Mono WAV file and outputs an IMA ADPCM compressed WAV file. Compression ratio is fixed for IMA-ADPCM, being 4:1. PLEASE NOTICE THAT THIS CORE IS LICENSED UNDER http://creativecommons.org/licenses/by-nc-sa/3.0/ (Creative Commons Attribution-Noncommercial-Share Alike 3.0 Unported). That means you may use it only for NON-COMMERCIAL purposes.
    2022-07-25 20:05:07下载
    积分:1
  • matlab123
    多个MATLAB设计滤波器的方法程序以及图形实现(number MATLAB filter design methods and procedures and Graphics)
    2006-12-27 23:07:56下载
    积分:1
  • kouyu
    考研复试口语,适合计算机专业考研复试口语专业课(Traditional Interview spoken, spoken for Specialized Computer Traditional Interview)
    2011-04-26 16:05:11下载
    积分:1
  • 检测上升沿的verilog程序,有验证程序,可用synplify验证
    检测上升沿的verilog程序,有验证程序,可用synplify验证-Detection of rising edge of the Verilog procedures, there is the verification process can be used to verify Synplify
    2022-01-31 05:33:02下载
    积分:1
  • rs_encoder
    适应多个模式的rs编码,Verilog,选择对应的多项式(RS coding adapted to multiple modes.)
    2020-06-16 04:40:02下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载