-
HART-HT2015
HART 官方资料-HART协议采用基于Bell202标准的FSK频移键控信号,在低频的4-20mA模拟信号上叠加幅度为0.5mA的音频数字信号进行双向数字通讯,数据传输率为1.2kbps。(Official information-HART HART protocol based Bell202 standard frequency shift keying FSK signal at low frequencies 4-20mA analog signal amplitude is 0.5mA superimposed on the two-way audio digital signal digital communication, data transfer rate of 1.2kbps.)
- 2013-07-16 17:23:16下载
- 积分:1
-
i2c_reader
一个采用IIC协议,从ROM里面读数据的接口程序,采用verilog语言,状态机实现。(One with IIC protocol, which read data from ROM interface program, using verilog language, the state machine implementation.)
- 2013-07-31 09:25:56下载
- 积分:1
-
HART-HT2015
HART 官方资料-HART协议采用基于Bell202标准的FSK频移键控信号,在低频的4-20mA模拟信号上叠加幅度为0.5mA的音频数字信号进行双向数字通讯,数据传输率为1.2kbps。(Official information-HART HART protocol based Bell202 standard frequency shift keying FSK signal at low frequencies 4-20mA analog signal amplitude is 0.5mA superimposed on the two-way audio digital signal digital communication, data transfer rate of 1.2kbps.)
- 2013-07-16 17:23:16下载
- 积分:1
-
color bar 彩色条纹的verilog实现
使用verilog语言编写的colorbar输入,适合于用于图像采集系统的测试和验证用。
- 2022-01-22 02:57:06下载
- 积分:1
-
Noc
credit base network on chip(network on chip (noc))
- 2020-06-19 11:40:02下载
- 积分:1
-
verilog fifo 代码
FIFO is a First-In-First-Out memory queue with control logic that manages
the read and write operations, generates status flags, and provides optional
handshake signals for interfacing with the user logic. It is often used to
control the flow of data between source and destination. FIFO can be
classified as synchronous or asynchronous depending on whether same clock
or different (asynchronous) clocks control the read and write operations. In
this project the objective is to design, verify and synthesize a synchronous
FIFO using binary coded read and write pointers to address the memory
array. FFIO full and empty flags are generated and passed on to source and
destination logics, respectively, to pre-empt any overflow or underflow of
data. In this way data integrity between source and destination is maintained.
The RTL description for the FIFO is
- 2022-05-22 08:44:13下载
- 积分:1
-
WM8731_WM8731L
wm8731音频编解码芯片使用介绍,该手册里面对该芯片进行了详细的描述,对各个单元模块也进行了详细的阐述(the handbook of WM8721/WM8731L)
- 2010-05-20 10:47:30下载
- 积分:1
-
uart
可以进行连续uart串口读写999次以上不出错,已经检测成功(It can read and write serial UArt more than 999 times without error. It has been detected successfully.)
- 2020-06-15 22:50:02下载
- 积分:1
-
tlc549
数字电压表的实现,VHDL语言实现,AD采用TLC549,通过学习,了解AD采集过程(The realization of digital voltage meter, VHDL language, AD using TLC549, by learning to understand the acquisition process AD)
- 2009-07-09 09:15:15下载
- 积分:1
-
Nexys 4 7 段显示器
这是一个简单的方式来创建一个 verilog 模块为 7 段的目的,是很容易阅读和它可以测试您的 nexys 4 对 FPGA。
- 2023-07-11 03:15:02下载
- 积分:1