-
source
altera DDR3 逻辑测试代码,这是工程实际调试好的代码,保证能用。(altera DDR3 vhdl code)
- 2020-12-21 20:49:08下载
- 积分:1
-
CPU
十一和通过vivado实现多周期cpu,各种作业再里面包含了(Realizing multi period CPU)
- 2020-12-29 10:19:00下载
- 积分:1
-
VHDL
产生svpwm波形,可以参考下载,以便学习交流(gennerate SVPWM wave)
- 2017-11-21 15:38:29下载
- 积分:1
-
pj_gtx
说明: 利用高速口GTX进行快速的数据传输,包括接受和发送模块,用途广泛(The use of high-speed port GTX for fast data transmission, including receiving and sending modules, has a wide range of uses.)
- 2019-03-25 21:40:10下载
- 积分:1
-
FPGA_SSI
说明: 文档中的verilog代码实现了FPGA与SSI总线的数据协议链接(Verilog code in the document of the FPGA data bus protocol and SSI links)
- 2021-04-19 17:08:51下载
- 积分:1
-
analogue-digi-ana-converter
design and implementation of a format conversion system on the Altera NIOS board(QUARTUS) which reads an analogue input, converts it into digital data, and then does the reverse conversion back into analogue format. This will be done by taking an analogue an analogue input using SPI MCP3202 12-Bit A/D converter to generate the digital data stream and then the digital data will be used to generate an analogue output using Analog Devices 8-bit SPI AD7303 D/A converter.
- 2009-08-04 21:23:05下载
- 积分:1
-
Six-phase-Motor-Based-on-DSP
说明: 设计了六相感应电机的控还原
制平台的硬件结构及其各个组成部分,控制平台结构主要由DSP控制系统和主驱动电路系统以及检测电路系统组成。控制系统采用TI公司的TMS320F2812快速DSP控制芯片。
(This paper designs the hardware structure of the six-phase motor control system and introduces every component. The control platform consists of DSP control system, main drive circuit system and detection circuit system .The control system adopts TMS320F2812 DSP chip of TI Company. 更多还原
)
- 2011-03-01 12:08:36下载
- 积分:1
-
adder_array
adder_array的设计。加法器阵列设计,顶层模块,四步流水,21位(adder_array the design. The adder array design, top-level module, four-step pipeline, 21)
- 2013-04-17 00:19:05下载
- 积分:1
-
85375524AGC
Matlab agc ʵ
- 2010-04-22 21:54:28下载
- 积分:1
-
robust_ahb_matrix_latest
AHB_slave_verilog_code
- 2021-04-21 11:28:49下载
- 积分:1