primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used stora...
于 2022-07-07 发布
文件大小:2.60 kB
0 35
下载积分: 2
下载次数: 1
代码说明:
本原代码中利用VHDL语言编写了RAM、FIFO、ROM等常用的存储和缓冲部件,完全的代码在ALTERA的FPGA上已经通过仿真测试,保证可用.-primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used storage and buffer components, complete code in the Altera FPGA simulation test has been passed to ensure that available.
下载说明:请别用迅雷下载,失败请重下,重下不扣分!
发表评论