登录
首页 » VHDL » primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used stora...

primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used stora...

于 2022-07-07 发布 文件大小:2.60 kB
0 125
下载积分: 2 下载次数: 1

代码说明:

本原代码中利用VHDL语言编写了RAM、FIFO、ROM等常用的存储和缓冲部件,完全的代码在ALTERA的FPGA上已经通过仿真测试,保证可用.-primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used storage and buffer components, complete code in the Altera FPGA simulation test has been passed to ensure that available.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA_SPWM
    此代码是由FPGA产生SPWM波的代码,简单易懂(use FPGA to generate SPWM)
    2019-02-19 16:12:33下载
    积分:1
  • memristor
    忆阻器的SPICE建模模型说明及仿真结果说明(Memristor SPICE modeling and simulation results show that the model describes)
    2020-11-29 17:09:31下载
    积分:1
  • 51SCMTutorial
    《精彩51单片机教程》适合初学者,很难得(" Discover the 51 SCM Guide" for beginners, very rare)
    2010-09-10 20:26:39下载
    积分:1
  • rake
    使用matlab实现cdma 系统的rake接收机,比较最大比合并,等增益合并和选择性合并接收算法的性能(脢 鹿 脫脙matlab脢渭脧脰cdma 脧渭脥 鲁 渭脛rake 陆 脫脢脮 禄煤 拢 卢 卤 脠 陆 脧 脳 卯)
    2021-04-19 14:38:51下载
    积分:1
  • use of the VHDL language ALTERA company's board up3 have vga signal containi...
    使用vhdl语言在altera公司的up3板上产生vga信号,里面有详细的解析和说明,是一个很好的教程。和上一个文件razzle差不多,但是产生的效果不一样。-use of the VHDL language ALTERA company"s board up3 have vga signal containing a detailed analysis and explanation is a good guide. And on a razzle almost document, but the effects are not the same.
    2022-01-31 21:08:09下载
    积分:1
  • 刚写的一个44键盘程序,调了好多天才调出来,给大家提供参考。...
    刚写的一个44键盘程序,调了好多天才调出来,给大家提供参考。-Just write a 44 keyboard program, tune out of tune a lot of talent to give you a reference.
    2022-08-09 01:20:18下载
    积分:1
  • serial_adder
    串行加法器的vhdl描述,用两个移位寄存器和一个全加器,一个d触发器实现(The VHDL description of the serial adder, with two shift registers and a full adder, a D trigger)
    2020-11-10 21:19:46下载
    积分:1
  • SOUND_PLAY6
    WM8731芯片的音效处理verilog代码, WM8731芯片是音频ADCDAC芯片(WM8731 audio processing chip verilog code, WM8731 chip audio ADC DAC chip)
    2013-12-14 14:12:10下载
    积分:1
  • FIRDF_design
    FIR带通、带阻滤波器设计,需要输入截止频率以及容许偏差。(FIR band pass and band stop filter design)
    2020-09-28 15:17:44下载
    积分:1
  • this a spartan 3E base project file. this is the project of game in which vga...
    this a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.-this is a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.
    2023-07-29 01:40:03下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载