登录
首页 » Verilog » verilog编写的248分频器

verilog编写的248分频器

于 2022-07-09 发布 文件大小:35.83 kB
0 169
下载积分: 2 下载次数: 1

代码说明:

用verilog hdl编写的248分频器,有助于对verilog编程语言的了解,可直接用于FPGA编程

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • UART_RX_
    说明:  fpga串口的发送程序基于verilog语言拿走不用谢。(The sending program of FPGA serial port is based on Verilog language.)
    2020-06-18 04:00:01下载
    积分:1
  • svtb_ahb_sram
    说明:  一款verilog设计的SRAM控制器,可以实现AHB总线控制的功能。(abcdefghijklmnopqrstuvwxyz)
    2020-06-30 13:40:02下载
    积分:1
  • dianzhen
    fpga实验板上16*16点阵显示汉字的程序-翻译结果fpga实验板上16*16点阵显示汉字的程序(Experimental fpga board 16* 16 dot matrix display Chinese program- translation results fpga experimental board 16* 16 dot matrix display Chinese characters in the program)
    2013-12-24 16:28:00下载
    积分:1
  • ANALYSIS-OF-FULL-ADDER
    DESCRIPTION OF FULL ADDER
    2013-11-12 13:32:19下载
    积分:1
  • WCDMA-Frequency-Domain-Interference-Cancellation-f
    WCDMA数字频域干扰抵消器,绝对的高手写的文档和代码,里面资料齐全方便自学,是很好的学习FPGA实现无线通信模块的资料。(WCDMA Frequency Domain Interference Cancellation figures, the absolute master of written documentation and code, which complete information to facilitate self-learning, is a very good learning FPGA implementation of wireless communications and information.)
    2010-10-31 23:22:34下载
    积分:1
  • FFT_Verilog-master
    说明:  16点verilog FFT,可供参考学习使用(16 points Verilog FFT can be used for reference)
    2021-04-18 15:18:51下载
    积分:1
  • emif_tt
    实现dsp与fpga的emif的verilog异步实现,可实现异步读写以及相应功能模块控制,文件中包含仿真后的波形图形以及仿真测试程序,运行环境quartus ii11.0,仿真环境mmodelsim se 6.5d(Achieve dsp and fpga verilog asynchronous implementation of the emif, enabling asynchronous reading and writing as well as the corresponding function module control, the document contains graphics, and after the simulation waveform simulation testing procedures, operating environment quartus ii11.0, simulation environment mmodelsim se 6.5d)
    2020-12-04 15:59:23下载
    积分:1
  • sd模型
    完整的Verilog验证模型,包括设备完整的状态。(Complete verilog Verification Model)
    2020-06-16 09:00:01下载
    积分:1
  • apb_uart
    这里是apb总线设计代码。这个源程序是基于verilog语言设计的(Here is the APB bus design code. This source program is designed based on Verilog language)
    2021-04-12 14:18:57下载
    积分:1
  • source
    完成cmos摄像头对图像的捕捉,然后进行拼接通过USB进行传输。(complete picture capture)
    2020-11-11 18:19:45下载
    积分:1
  • 696518资源总数
  • 105665会员总数
  • 6今日下载