登录
首页 » Verilog » verilog编写的248分频器

verilog编写的248分频器

于 2022-07-09 发布 文件大小:35.83 kB
0 201
下载积分: 2 下载次数: 1

代码说明:

用verilog hdl编写的248分频器,有助于对verilog编程语言的了解,可直接用于FPGA编程

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 蓝牙接收器,如果你下载这个我会爱你
    应用背景一个很长的啊它允许你从终端连接到HC-06蓝牙模块的FPGA接收比特的数据载体关键技术nexys 2VerilogHC-06电缆电子三XilinxISE乔把rar
    2022-08-03 05:40:12下载
    积分:1
  • FPGA-DSP
    vhdl编写的FPGA与DSP接口程序,在FPGA内分配了两块双BUFFER与DSP进行通信(vhdl prepared FPGA and DSP interface program, the FPGA within the allocated 2 pairs of BUFFER to communicate with the DSP)
    2021-01-08 10:58:51下载
    积分:1
  • Image-Interpolation-Algorithm
    文档包括双线性插值算法和最近邻域算法的详细介绍,以及算法的相关计算。(Documentation includes bilinear interpolation algorithm and the nearest neighbor algorithm which is described in detail, as well as algorithms related calculations.)
    2020-06-30 21:40:01下载
    积分:1
  • counter
    设计一个十进制计数器模块,输入端口包括 reset、up_enable 和 clk,输出端口为 count 和 bcd,当 reset 有效时(低电平),bcd 和 count 输出清零,当 up_enable 有效时(高电 平),计数模块开始计数(clk 脉冲数),bcd 为计数输出,当计数为 9 时,count 输出一 个脉冲(一个 clk周期的高电平,时间上与“bcd=9”时对齐)(Design of a decimal counter module, input port, including the reset up_enable clk, output port for the count and bcd, when reset is active (low), the bcd and count output cleared up_enable active (high), count module starts counting the (the CLK pulse number), the BCD count output when the count 9, the count output of the high level, the time of a pulse (a clk cycle with " bcd = 9" when aligned))
    2013-04-13 19:53:29下载
    积分:1
  • tlc5615
    TLC5615串行DA的驱动接口,采用verilog编程(TLC5615 driver DA serial interface using verilog programming)
    2009-04-27 11:59:22下载
    积分:1
  • sin_10k
    基于FPGA的利用rom进行查询的方式生成一个频率为10KHZ的sin信号,编译成功,并实现功能仿真。(Query based on the the FPGA use of rom generate a frequency of 10 kHz sin signal, compiled successfully and to achieve functional simulation.)
    2013-04-23 10:47:17下载
    积分:1
  • LED
    一个走马灯的程序,可以按照要求一个一个往后面按顺序点亮(A program for the lantern can be lit one by one according to the requirements.)
    2019-06-28 15:18:09下载
    积分:1
  • Signed-Arithmetic-in-Verilog-2001
    有符号数的完整讲义和例子Verilog 2001(Signed Arithmetic in Verilog 2001, paper with examples)
    2011-01-18 17:15:09下载
    积分:1
  • SP3E平台ARM7
    spartan3e 开发板上调试ARM7功能,添加了基本的IO与UART,代码包括逻辑部分与Keil C测试工程
    2022-02-21 15:59:57下载
    积分:1
  • gobang
    一个用verilog实现的五子棋程序,用在fpga上,连接显示器,可选择与电脑对战或是双人对战,按wsad控制方向,回车控制落子,程序会自动判断输赢并显示结果(A 331 procedures implemented by verilog, used in fpga, connect the monitor, you can choose to play against the computer or a double play, press wsad control the direction, carriage control Lazi, the program will automatically determine the winners and losers and display the results)
    2015-03-30 13:13:35下载
    积分:1
  • 696518资源总数
  • 105949会员总数
  • 22今日下载