登录
首页 » VHDL » 8位十进制频率计,通过验证,目标芯片EPF10KLC84

8位十进制频率计,通过验证,目标芯片EPF10KLC84

于 2022-07-15 发布 文件大小:344.34 kB
0 44
下载积分: 2 下载次数: 1

代码说明:

8位十进制频率计,通过验证,目标芯片EPF10KLC84-4-8 decimal Cymometer through authentication, the target chip EPF10KLC84-4

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ioRWTest
    C6000系列之6701开发板相关文件及说明(C6000 Series of 6701 development board-related documents and notes)
    2008-04-17 17:08:58下载
    积分:1
  • biaojue4
    此代码实现4人表决功能,4人中有三人同意即为通过。(Four voting)
    2013-10-29 21:46:07下载
    积分:1
  • calibration
    CS5460校准程序,控制器为C8051F310,SPI通信协议,可以作为电表芯片示例(CS5460 calibration procedure, the controller for the C8051F310, SPI communication protocol, as the meter chip sample)
    2011-08-05 00:42:09下载
    积分:1
  • fir_512_378_mux
    512阶高速FIR成型滤波器,四相位复用,树形加法和多级流水线结构。(512-order high-speed FIR shaping filter, four-phase re-use, tree addition and multi-stage pipeline structure.)
    2009-10-14 18:25:24下载
    积分:1
  • FPGA的SRAM存储器的控制程序,包括时序测试
    FPGA的SRAM存储器的控制程序,包括时序测试-FPGA
    2023-03-19 08:20:03下载
    积分:1
  • can_latest.tar
    用verilog编写的can总线控制器,包括设计参考历程和仿真程序,以及开发文档!(Written by verilog can bus controller, including the design reference course and simulation program, and the development of the document!)
    2015-07-23 19:55:03下载
    积分:1
  • ANALYSIS-OF-FULL-ADDER
    DESCRIPTION OF FULL ADDER
    2013-11-12 13:32:19下载
    积分:1
  • clock18div
    Clock Divider, divfactor of 18
    2015-03-24 18:04:49下载
    积分:1
  • WB_I2C
    Routine for I2C in VHDL
    2009-03-21 03:32:58下载
    积分:1
  • 一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合...
    一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合-FIFO realize a new method, verilog description, modelsim 6.0 through simulation, Quartue integrated
    2023-01-18 15:40:03下载
    积分:1
  • 696522资源总数
  • 104027会员总数
  • 45今日下载