登录
首页 » VHDL » 有限状态机 — FSM

有限状态机 — FSM

于 2022-07-18 发布 文件大小:775.40 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

有限状态机是指输出取决于过去输入部分和当前输入部分是时序逻辑电路。在有限状态机中,状态寄存器的下一个状态不仅与输入信号有关,而且还与该寄存器的当前输入有关,因此有限状态机又可以认为是组合逻辑和寄存器逻辑的一中组合。下面代码是哈工大计算机学院CPU设计中关于有限状态机部分的代码。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • gmii_tx_mac
    实现千兆以太网数据发送,通过GMII接口向PHY写数据,控制PHY发送数据。(Implementation of Gigabit Ethernet data transmission, write data to the PHY through the GMII interface, control PHY data.)
    2013-08-08 15:24:43下载
    积分:1
  • 8051的Verilog
    8051的Verilog-Verilog OF 8051
    2022-06-15 04:13:18下载
    积分:1
  • JOP of RAM VHDL source code, classic classics, difficult to find a good price.
    JOP的RAM VHDL源码,经典的经典,不易找到的好东东,-JOP of RAM VHDL source code, classic classics, difficult to find a good price.
    2022-10-01 16:00:03下载
    积分:1
  • 27个FPGA实例源代码
    一些对初学者比较实用的源码,ASK,PSK,FSK调制解调(Some of the more practical source code for beginners)
    2020-12-10 16:29:20下载
    积分:1
  • elevator
    verilog语言写的一个四层电梯程序,有优先级的判断。(verilog language of a four-story elevator procedures to determine priority.)
    2020-10-31 14:29:55下载
    积分:1
  • 本例为TLC7524接口电路VHDL原程序
    本例为TLC7524接口电路VHDL原程序-Example for the TLC7524 interface circuit VHDL original procedure
    2022-03-01 05:38:08下载
    积分:1
  • Xcell1
    W elcome to X CELL, the new Xilinx customer newsletter. By sending us your development system registration card you automatically became n charter subscriber to this quarterly publication. It is our intent to make this an informative, easy to read, responsive and-hopefully- interactive newsletter. We want to supply you with early and correct information, tell you about the status of our products and about our plans, about bugs and their workarounds, give you applications ideas and convey to you some of the en thusiasm that we feel for our Programmable Gate Arrays. If you have questions or suggestions, please send them to me. II Letters to the Editor make a newsletter more lively. Peter Alfke, Editor
    2014-12-25 01:07:59下载
    积分:1
  • qpsk
    说明:  载波同步是QPSK信号相干解调的一项关键技术。(Carrier synchronization signal coherent QPSK demodulation is a key technology.)
    2008-10-07 10:12:23下载
    积分:1
  • my_or
    verilog 或门程序 初学者必备。。。。。。。。。。。。(verilog )
    2009-05-26 16:07:42下载
    积分:1
  • pj2-NO.6
    基于FPGA的电子密码锁设计-已在开发板上成功运行,通过老师检验。(FPGA based electronic password lock design- has been successfully developed on the development board, through the teacher inspection.)
    2017-05-26 11:54:44下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载