登录
首页 » VHDL » system gen & accel dsp 培训资料

system gen & accel dsp 培训资料

于 2022-07-25 发布 文件大小:7.26 MB
0 120
下载积分: 2 下载次数: 1

代码说明:

system gen & accel dsp 培训资料-system gen & accel dsp

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Hilbert
    说明:  基于altera fpga的fir IP核实现希尔伯特变换,有matlab仿真(Based on Altera FPGA fir IP core to achieve Hilbert transform, matlab simulation)
    2020-10-05 11:27:38下载
    积分:1
  • 4个7段lcd同时显示的程序,已经在digilent的nexy2板上通过验证,非常好用易懂,适合初学者学习...
    4个7段lcd同时显示的程序,已经在digilent的nexy2板上通过验证,非常好用易懂,适合初学者学习-display 4 leds
    2022-09-21 08:15:03下载
    积分:1
  • source
    I2C MASTER DESIGNED by Verilog
    2020-06-18 23:40:02下载
    积分:1
  • 多功能卡的源代码,verilog编写,用于多功能的数据接收
    多功能卡的源代码,verilog编写,用于多功能的数据接收-verilog code of mutiple function card
    2022-09-30 12:00:08下载
    积分:1
  • this a fpga sparttan 3e based project in which i have made a game based on vg...
    this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the main file included in the project.-this is a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the main file included in the project.
    2023-09-06 13:30:04下载
    积分:1
  • uart
    用Verilog HDL,实现的FPGA串口调试程序,已经在硬件上调试成功(With Verilog HDL, FPGA serial debugger implemented in hardware debugging has been successful)
    2015-07-23 15:24:12下载
    积分:1
  • In communication systems channel poses an important role. channels can convolve...
    In communication systems channel poses an important role. channels can convolve many different kind of distortions to our information. In perticular wireless channels multipath distortion is sevear. and more sevear is such distortion is random. To handle this, multipath affected channels require Equalizers at receaver end. such equalizer uses different learning Algorithms for identifying channels continuously. This project is VHDL implementation of LMS learning algorithm with pipelined architecture. so this implementation can work with higher data rates with less clock speed requirments and so with less power consumpiton It uses Fixed point arithmatic blocks for filtering so suitable for coustom asic.
    2022-02-24 17:03:03下载
    积分:1
  • vc707-ucf-xdc-rdf0155-rev2-0
    vc707 board ucf xdc files
    2018-06-14 05:50:36下载
    积分:1
  • qianzhaowang
    说明:  一个简单的千兆以太网UDP协议的实现,可以实现数据的收发和ARP,实现PC端与FPGA的以太网通信(A simple implementation of Gigabit Ethernet UDP protocol can realize data sending and receiving and ARP, and realize Ethernet communication between PC and FPGA.)
    2019-01-21 17:18:13下载
    积分:1
  • BT1120转GTX详细设计方案
    bt1120设计方案,描述了具体的方案设计以及整体的架构设计(Bt1120 design scheme, describes the specific scheme design and the overall architectural design)
    2020-06-25 05:40:02下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载