登录
首页 » VHDL » 4个7段lcd同时显示的程序,已经在digilent的nexy2板上通过验证,非常好用易懂,适合初学者学习...

4个7段lcd同时显示的程序,已经在digilent的nexy2板上通过验证,非常好用易懂,适合初学者学习...

于 2022-09-21 发布 文件大小:3.37 kB
0 127
下载积分: 2 下载次数: 1

代码说明:

4个7段lcd同时显示的程序,已经在digilent的nexy2板上通过验证,非常好用易懂,适合初学者学习-display 4 leds

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • jpeg_fpga
    基于FPGA的JPEG解码,对开发图片解码的人有用。(FPGA-based JPEG decoding, the development of image decoding useful.)
    2014-02-24 09:19:22下载
    积分:1
  • 2022-01-26 03:14:33下载
    积分:1
  • 主要是RS
    主要是RS-232串行接口技术并且通过了串行收发器UART的开发实例演示了接口设计的基本步骤程序-Is RS-232 serial interface technology and, through a serial UART transceiver development of interface design examples demonstrate the basic steps of the procedure
    2022-03-17 15:36:56下载
    积分:1
  • UART_generator
    UART自适应波特率发生器,其中是以文档的形式来介绍怎样实现UART波特率发生器的实现(Adaptive UART baud rate generator, which is in the form of a document to describe how to achieve the realization of UART baud rate generator)
    2009-12-23 12:10:03下载
    积分:1
  • Verilog entry basis, as well as introduce a simple programming, verilog in recen...
    verilog入门基础以及简单编程介绍,verilog是近几年发展迅速的一门硬件语言-Verilog entry basis, as well as introduce a simple programming, verilog in recent years the rapid development of a hardware language
    2023-01-25 17:05:04下载
    积分:1
  • prueba
    Test for VHDL just a student version
    2016-11-17 18:49:33下载
    积分:1
  • SHIFT_8REG是8位的一个具有移位功能的寄存器,每一次数据打入都会从这个寄存器的最低位打入,并相应进行向左移位。 ODD_110BREG是一个3位的备...
    SHIFT_8REG是8位的一个具有移位功能的寄存器,每一次数据打入都会从这个寄存器的最低位打入,并相应进行向左移位。 ODD_110BREG是一个3位的备份寄存器,寄存器中存放的是奇数帧的同步头,也就是110。 EVEN_9BHREG是一个8位的备份寄存器,寄存器中存放的是偶数帧的同步头,也就是10011011。这两个寄存器的初始值在系统一开始就打入。 -SHIFT_8REG is eight with a displacement of the functional Register, Each will enter the data from the register into the lowest point, and the left shift accordingly. ODD_110BREG is a three backup Register, the Register is stored in the odd frame synchronization head, is 110. EVEN_9BHREG 8 is a backup Register, which register is kept even the first frame synchronization, is 10011011. This register the two initial value of the system into a start.
    2022-05-15 03:11:22下载
    积分:1
  • 11_rs485_uart_top
    说明:  verilog编写的RS485读写驱动程序(RS485 read-write driver written by Verilog)
    2020-03-08 12:28:10下载
    积分:1
  • quanjiaqi
    4 级流水方式的8 位全加器。。。。。。(Way flow of 4 full adder 8. . . . . .)
    2009-04-29 15:48:35下载
    积分:1
  • Verilog1
    这个程序为通信中的16QAM调制程序,可用于无线或有线通信系统的调制仿真之用。(The 16QAM modulation communication this program can be used for wireless or wired communication system modulation simulation purposes.)
    2013-05-16 17:30:08下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载