登录
首页 » Verilog » 32 bit shifter verilog fpga

32 bit shifter verilog fpga

于 2022-07-28 发布 文件大小:893.88 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

应用背景32 位数字移位器,可用于乘法器的实现关键技术32位数字移位器,采用查招标的方式,基于FPGA和Verilog语言

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cic_4_dec
    实现4倍抽取的CIC抽取滤波器模块的Verilog实现,在对数据进行抽取之前,首先进行滤波(Extracted 4 times realize CIC decimation filter module Verilog realize that in the data collected before the first filter)
    2008-07-08 16:23:03下载
    积分:1
  • dac
    说明:  DA芯片输出控制 SPI协议 只写不读 FPGA用 verilog(DA-chip SPI protocol output control does not read write-only FPGA with verilog)
    2011-03-16 19:04:33下载
    积分:1
  • bootstrap_ace_v1.3.2
    多年项目经验测试文档测试文档,重要保存重要保存重要保存重要保存重要保存重要保存(Years of project experience testing document testing, it is important to save save save important important important important to save save save important)
    2016-03-05 15:46:27下载
    积分:1
  • 429recive
    实现FPGA接收429板卡发送的信号,并根据数据最后两位点亮相应的LED。(FPGA to achieve the 429 board to receive the signal sent, and according to the data of the last two of the corresponding LED.)
    2015-11-26 11:18:19下载
    积分:1
  • verilogPWM波的设计
    verilogPWM波的设计,属于数字电子技术实验入门的资料
    2023-02-19 19:15:04下载
    积分:1
  • pdf
    说明:  一种基于FPGA的调频连续波方位向多通道 FMCW SAR的实时成像信号处理方法及FPGA,包 括:步骤一、计算重构矩阵;步骤二、重构方位向 多通道数据,包括:步骤2 .1、对各个通道的回波 数据沿方位向分别间隔补零,并进行方位向傅里 叶变换;步骤2 .2、将方位向傅里叶变换之后各个 通道方位向相同位置的点组合为一个向量并与 重构矩阵相乘,得到重构完成的方位向数据;(An azimuth multichannel FMCW based on FPGA FMCW SAR real-time imaging signal processing method and FPGA, package Including: Step 1: calculate the reconstruction matrix; step 2: reconstruct the orientation Multichannel data, including: step 2.1, echo of each channel The data is compensated with zero along the azimuth direction respectively, and the azimuth Fourier is carried out Step 2.2, after the azimuth Fourier transform The points of the same position in the channel azimuth are combined into a vector and are connected withThe reconstruction matrix is multiplied to get the reconstructed azimuth data Step 2.3. Repeat step 2.3 for the data of different distance gates)
    2020-02-07 19:47:41下载
    积分:1
  • verilog编写的4端口驱动lcd1602
    verilog编写的4端口驱动lcd1602,一般的都是8端口驱动,我的开发板是spartan3e的上面的lcd1602是死端口驱动的,当时找了各种资料才自己琢磨出来的,上传出来供大家参考一下!
    2022-03-04 01:22:12下载
    积分:1
  • Roy dsd
    basic verilog code on siso, piso, sipo
    2020-06-25 18:40:01下载
    积分:1
  • SDRAM
    基于fpga与verilog语言的的sdram读写(SDRAM reading and writing based on FPGA and Verilog language)
    2018-01-16 11:24:03下载
    积分:1
  • I2C
    关于I2C总线协议的verilog代码,里面包括了3个verilog代码(I2C bus protocol verilog code, which includes three verilog code)
    2012-08-31 14:31:29下载
    积分:1
  • 696518资源总数
  • 105562会员总数
  • 1今日下载