登录
首页 » VHDL » 采用VHDL编写的七段数码管显示程序

采用VHDL编写的七段数码管显示程序

于 2022-07-28 发布 文件大小:1.05 kB
0 148
下载积分: 2 下载次数: 1

代码说明:

采用VHDL编写的七段数码管显示程序-prepared using VHDL paragraph 107 of the procedures Digital Display

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于Verilog代码简单
    simple code based on verilog shifter , cla ,clg
    2023-09-01 00:50:02下载
    积分:1
  • I2C配置tvp5150用VHDL写的
    I2C配置tvp5150用VHDL写的 -I2C configuration tvp5150 written using VHDL
    2023-05-02 14:30:04下载
    积分:1
  • uart_tx
    FPGA UART 发送端程序 verilog语言编写 9600波特率 实用(UART transmit side program verilog language 9600 baud)
    2013-08-14 16:33:34下载
    积分:1
  • Arinc429
    一个简单的429协议实现的VHDL语言代码,具备基本的429数据字的收发功能,并且仿真通过,效果一般。(A simple 429 protocol to realize the VHDL language code, with basic data words of 429 transceiver functions, and through simulation, the effect of general.)
    2021-04-20 14:48:51下载
    积分:1
  • 全数字fsk调制解调的实现 verilog源码
    全数字fsk调制解调的实现 verilog源码-All-digital realization of fsk modem verilog source code
    2023-04-11 15:55:04下载
    积分:1
  • vhdl code for decoder and detemines the basic mechanism of gates of decoder
    vhdl code for decoder and detemines the basic mechanism of gates of decoder
    2022-01-25 15:11:52下载
    积分:1
  • jk-filpflop
    这个是vhdl中很常见的jk filpflop的文件只用于很小数位的变化 其中的jk文件是up down运算都符合的(This is a very common vhdl jk filpflop file is only used for very small changes in a digital file which jk is up down operations are met)
    2013-11-19 11:43:07下载
    积分:1
  • GAL16V8(fangzhen74LS138)
    GAL16V8(仿真74LS138),试验通过。包括able及jed文件。对pcb印板设计时,对简化走线特别有用。简单的修改GAL16V8程序,可灵活地进行地址译码修改。(GAL16V8 (simulation 74LS138), test passed. Including the able and jed file. Printed on the pcb board design, especially useful to simplify alignment. Simple modifications GAL16V8 program, the flexibility to change the address decoding.)
    2011-01-26 20:43:01下载
    积分:1
  • ADC_TCL5510-verilog
    verilog 驱动TLC5510代码,TLC5510是高速的AD,可达20MHz(verilog code driven TLC5510, TLC5510 is a high-speed AD, up to 20MHz)
    2020-08-13 21:28:29下载
    积分:1
  • LMS_filter
    这是自适应滤波器,使用verilog代码来编写的,已通过了仿真,效果很好。希望能给大家好好分享!(This adaptive filter verilog code to write, through a simulation, with good results. I hope to give a good share!)
    2020-12-08 21:19:19下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载