登录
首页 » VHDL » RAM存储器: 设定16 个8 位存储单元。如果read= 1 则dataout<=mem(conv_integer(address)). 如果write

RAM存储器: 设定16 个8 位存储单元。如果read= 1 则dataout<=mem(conv_integer(address)). 如果write

于 2022-08-05 发布 文件大小:787.00 B
0 105
下载积分: 2 下载次数: 1

代码说明:

RAM存储器: 设定16 个8 位存储单元。如果read= 1 则dataout

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • usetheModelSimtosimulink
    说明:  详细介绍了如何使用ModelSim进行仿真.(it will teach you how to use the ModelSim to simulink.)
    2009-08-05 15:51:29下载
    积分:1
  • interpolation_shaping_filter
    内插成型滤波器的FPGA实现,可根据需要配置不同的内插倍数,Quarter II环境编译,可直接使用(Interpolation shaping filter FPGA, can be equipped with different interpolation factor, Quarter II compiler environment, can be used directly)
    2013-11-12 21:13:46下载
    积分:1
  • 由VHDL 语言实现的DA0832器利用的是QUARTUES环境已经得到验证
    由VHDL 语言实现的DA0832器利用的是QUARTUES环境已经得到验证-By the VHDL language uses the DA0832 is QUARTUES environment has been tested
    2023-02-01 00:40:03下载
    积分:1
  • vhdl编写的fifo程序
    vhdl编写的fifo程序-VHDL procedures prepared by the fifo
    2022-02-01 01:32:39下载
    积分:1
  • it is a multiplier used in RIsc architecture based processor.......
    it is a multiplier used in RIsc architecture based processor.......
    2022-08-09 07:53:07下载
    积分:1
  • jiaotongdeng
    交通灯通过数码管显示,几种模式可调,还可以时间可设,适合初学者入门参考学习。(LED traffic lights can be set to several modes adjustable time beginners reference ~ ~ ~)
    2013-08-25 10:02:34下载
    积分:1
  • 这是一个控制芯片CPLD 1394的verilog程序,可以参考应用。
    这是一段控制1394芯片的cpld的verilog程序,可以参考,在实际项目中已经采用.-This is a control chip cpld 1394 Verilog the procedures, they can refer to the actual project has been adopted.
    2022-03-11 06:04:09下载
    积分:1
  • xilinx simulator programme of serial port
    xilinx的串口仿真程序-xilinx simulator programme of serial port
    2022-11-08 03:05:05下载
    积分:1
  • i2c
    本文研究的IIC总线控制器具有如下特征 1.兼容飞利浦I2C标准,以主机模式与外围设备进行数据通信,对IIC从机模型进行读/读,读/写,写/写,写/读[18]。 2.多主操作 3.软件可编程时钟频率 4.时钟拉伸和等待状态生成 5.软件可编程确认位 6.时钟同步设计 7.仲裁中断丢失,自动转移取消 8.开始/停止/重复启动检测/确认生成 9.总线忙检测(The IIC bus controller studied in this paper has the following characteristics. 1. Compatible with Philips I2C standard, data communication between host mode and peripheral devices, read/read, read/write, write/write, write/read for IIC slave model [18]. 2. Multiple Main Operations 3. Software programmable clock frequency 4. Clock stretching and waiting state generation 5. Software Programmable Confirmation Bit 6. Clock Synchronization Design 7. Loss of arbitration interruption and cancellation of automatic transfer 8. Start/Stop/Repeat Start Detection/Verification Generation 9. Bus busy detection)
    2019-06-18 12:18:10下载
    积分:1
  • WigglerJTAG
    Wiggler Clone .JTAG Schematic and PCB in Altium Designer Format
    2009-07-17 19:27:27下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载