登录
首页 » Verilog » EAACK secure system

EAACK secure system

于 2022-08-06 发布 文件大小:10.81 kB
0 205
下载积分: 2 下载次数: 1

代码说明:

很好,我在做简化编码语言IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • The use of ip core
    简单介绍一下FPGA中锁相环的IP使用,因为我们在编程的过程,会用到很多时钟,简单分享一下,PLL IP的使用
    2022-03-17 10:22:46下载
    积分:1
  • -Elliptic
    We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
    2012-02-09 10:48:50下载
    积分:1
  • 加法器和乘数
    不同类型的加法器和乘法器在 verilog 中实现。这些都是: 携带看加法器,carryskip 加法器,booth 型乘法器,阵列乘法器
    2022-05-20 12:07:35下载
    积分:1
  • Verilog_Ip_RAM
    说明:  altera ram ip教程。对RAM进行读写操作,写32个数据到RAM中,再将写入的32个数据从RAM中读出。(altera ram ip.write data to ram and read the data from the ram.)
    2020-08-17 11:38:21下载
    积分:1
  • AGC
    The AGC is a smart programmable gain amplifier (PGA). The amplifier gain is adjusted based upon the input signal level so that the output is at a specified Target Gain. The AGC can be configured to be either a mono or stereo input / output component. For illustration purposes, the following discussion will highlight the stereo configuration.
    2017-12-01 17:26:59下载
    积分:1
  • cc
    说明:  CC217编程序,verilog实现,串行输入串行输出(CC 217 program, to achieve Verilog, serial input serial output)
    2014-11-29 15:27:30下载
    积分:1
  • fftverilog
    关于FFT实现的Verilog代码,(FFT realize on the Verilog code,)
    2008-02-28 14:02:22下载
    积分:1
  • LineBuffer
    此代码由 Altera 演示,并已对其进行修改(版权所有 ︰ Altera)
    2022-03-20 04:11:56下载
    积分:1
  • DDS-Basic-principle
    DDS基本原理,详细讲述了DDS基本原理及设计技巧(DDS Basic principle)
    2015-09-14 21:38:26下载
    积分:1
  • usb2lpt
    German REAL LPT! USB2LPT
    2012-08-05 03:33:40下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载