登录
首页 » VHDL » 本实验实现PS/2接口与RS

本实验实现PS/2接口与RS

于 2022-08-08 发布 文件大小:713.37 kB
0 102
下载积分: 2 下载次数: 1

代码说明:

本实验实现PS/2接口与RS-232接口的数据传输, PS/2键盘上按下按键,可以通过RS-232自动传送到主机的串口调试终端上(sscom32.exe); 并在数据接收区显示接收到的字符。 串口调试终端的设置:波特率115200,一个停止位,无校验位。-Realize this experiment, PS/2 interface with RS-232 data interface, PS/2 keyboard to press the button, through RS-232 automatic transmission to the host serial debug terminal (sscom32.exe) and data receiving display received characters. Serial debug terminal settings: 115200 baud rate, one stop bit, no parity bit.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • BLDC_Simplorer_Maxwell_Cosimulation
    这个是永磁无刷直流电机的本体结构和控制电路的联合仿真,既可以设计电机的结构,又可以搭电机的控制系统。(This is the body structure of the permanent magnet brushless DC motor and control circuit co-simulation, both the structure of the motor can be designed, they can take control of the motor system.)
    2021-03-26 11:39:13下载
    积分:1
  • quartus工具入门文档,altera公司官方软件翻译全文。
    quartus工具入门文档,altera公司官方软件翻译全文。-tool for quartus entry documents, altera company official translation of the full text of the software.
    2022-05-25 20:37:44下载
    积分:1
  • VHDL-Keyboard
    设计制作一个检测4*4矩阵键盘的按键编码的实验,把实际按键的键值的八位编码先转换成从0000—1111的编码,再译成数码管能识别的八位编码,在数码管动态显示时,4*4矩阵键盘的第一行对应00—03,第二行对应04—07,第三行08—11,第四行对应12—15。(Design a 4* 4 matrix keyboard key coding experiments to detect the key the actual key octet coded first convert from 0000-1111 encoding, and then translated into digital tube to identify the eight coding, digital tube dynamic display, the first line of the 4* 4 matrix keyboard corresponding to 00-03, the second line corresponds to 04-07, the third line of 08-11, the fourth line corresponds to 12-15.)
    2012-07-01 10:02:33下载
    积分:1
  • 20190717 - Copy
    说明:  this describes building spi block on verilog hdl and programming them on an fpga device
    2020-06-21 21:40:02下载
    积分:1
  • cnv_encd
    程序来自《现代通信系统-使用matlab》英文版 已经调通!并加上了注释。 希望对大家有帮助1(fpga)
    2009-04-02 21:13:00下载
    积分:1
  • fsm
    有限状态机工作原理、设计方法、步骤等精要说明(Finite state machine working principle, design method, such as Essentials of steps to explain)
    2010-02-13 17:46:25下载
    积分:1
  • uart
    UART串口的verilog源代码,完全正确...........(UART serial Verilog source code, completely correct ...........)
    2009-03-02 14:44:16下载
    积分:1
  • vhdl对dds的原理设计,由衷要得论文价值。不后悔
    vhdl对dds的原理设计,由衷要得论文价值。不后悔-right dds VHDL design principle, we sincerely value of fine papers. No regrets
    2022-07-26 10:48:53下载
    积分:1
  • 如果不考虑占空比,直接利用计数器来进行分频,则占空比会发生变化。下面程序实现1:1的三分频。...
    如果不考虑占空比,直接利用计数器来进行分频,则占空比会发生变化。下面程序实现1:1的三分频。-if not duty cycle directly counter to the use of sub-frequency, duty cycle will change. Below a program : a third of the frequency.
    2022-01-21 05:34:37下载
    积分:1
  • firhalfband
    利用matlab提供的firhalfban函数设计阶数为16、通阻带容限为0.0001的半带滤波器。仿真测试滤波前后的信号时域图,回执滤波器的频率响应特性图(Provided firhalfban function using matlab design order of 16, through the 0.0001 stopband wool half-band filter. Simulation test filtered time domain signal before and after, receipt filter frequency response characteristic diagram)
    2020-07-03 21:40:02下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载