登录
首页 » VHDL » Examples of VHDL language, including a variety of logic gate structure.

Examples of VHDL language, including a variety of logic gate structure.

于 2022-08-08 发布 文件大小:322.73 kB
0 47
下载积分: 2 下载次数: 1

代码说明:

vhdl 语言实例,包括各种逻辑门的构造。-Examples of VHDL language, including a variety of logic gate structure.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 0702
    七段数码管显示数字时 使用VHDL语言编写(VHDL The seven-segment LED display digital clock)
    2013-03-25 22:31:09下载
    积分:1
  • 各种常用模块的VHDL描叙实例,PDF格式
    各种常用模块的VHDL描叙实例,PDF格式-various modules used VHDL depicts examples, PDF format
    2022-03-21 06:08:45下载
    积分:1
  • shudianshiyan
    数字电路与逻辑设计实验编程,包含多功能电子钟程序,实用,简易(Digital circuits and logic design experiments programming, including multi-function electronic clock procedures, practical, simple)
    2011-07-07 08:52:13下载
    积分:1
  • led_test
    在Quartus II 上编程的基于FPGA的LED显示实验(Programming in the Quartus II LED display experiment based on FPGA )
    2013-08-13 08:55:45下载
    积分:1
  • Traffic-lights-at-the-crossroads
    一种十字路口交通灯在matlab环境中的实现源码(Traffic lights at the crossroads)
    2013-05-16 10:18:38下载
    积分:1
  • 奇数奇偶校验器使用VHDL的有限状态机
    An odd parity checker as an FSM using VHDL
    2022-02-24 23:42:29下载
    积分:1
  • mancheshitebianjiema
    用VHDL编写的曼切斯特编解码,适用于以太网上流行的基带传输数字编码。(Manchester encoding and decoding written using VHDL, popular Ethernet baseband transmission of digital coding.)
    2012-05-25 15:16:35下载
    积分:1
  • 跑马灯 简单实用很适合初学者 希望对大家有用
    跑马灯 简单实用很适合初学者 希望对大家有用-Marquee is simple and practical very suitable for beginners want to be useful to everyone
    2022-04-09 02:07:14下载
    积分:1
  • 93 std
    -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k-bit Booth multiplier. -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify synthesis check -- download from: www.fpga.com.cn & www.pld.com.cn--- Booth Multiplier-- This file contains a ll the entity-architectures for a complete-- k- bit x k-bit Booth multiplier.-- the design mak es use of the new shift operators available in th e VHDL-93 std-- this design passes the Synplify synthesis check-- download from : www.fpga.com.cn
    2022-02-25 16:35:00下载
    积分:1
  • VHDL的循环冗余校验发生器和接收器
    VHDL cyclic redundancy check generator und receiver
    2022-01-23 11:24:26下载
    积分:1
  • 696522资源总数
  • 104047会员总数
  • 21今日下载