登录
首页 » VHDL » FIFO程序,适用FPGA仿真的代码,有一定的价值

FIFO程序,适用FPGA仿真的代码,有一定的价值

于 2022-08-10 发布 文件大小:2.74 kB
0 124
下载积分: 2 下载次数: 1

代码说明:

FIFO程序,适用FPGA仿真的代码,有一定的价值-FIFO

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Simple I2C controller
    Simple I2C controller -- 1) No multimaster -- 2) No slave mode -- 3) No fifo s -- -- notes: -- Every command is acknowledged. Do not set a new command before previous is acknowledged. -- Dout is available 1 clock cycle later as cmd_ack -Simple I2C controller-- 1) No multimaster-- 2) No slave mode-- 3) No fifo"s---- notes :-- Every command is acknowledged. Do not set a ne w command before previous is acknowledged.-- D is available out a clock cycle later as cmd_ack
    2023-03-08 10:05:03下载
    积分:1
  • 4x4 electronic locks central control system. Six input control.
    4X4电子密码锁的中央控制系统。控制6位输入。-4x4 electronic locks central control system. Six input control.
    2022-02-10 10:06:12下载
    积分:1
  • receiver
    一个LED大屏幕接收卡的完整设计工程,有需要学习LED大屏幕控制的朋友可以参考
    2010-02-28 12:18:21下载
    积分:1
  • pc104vhdl_change
    PC104总线的CPLD代码,调试已经通过,可以修改应用到其他的工程(PC104 bus CPLD code, debugging has been passed, you can modify the application to other engineering 示例用法:)
    2013-08-29 12:07:43下载
    积分:1
  • ml505_mig_design
    Xilinx开发板ML505的DDRII示例程序,使用Verilog,调用MIG,编译环境ISE11.1(Xilinx ML505 development board of DDRII sample program, using Verilog, called MIG, build environment ISE11.1)
    2010-05-13 02:39:04下载
    积分:1
  • SPI_UVM_VIP
    说明:  SPI协议的芯片验证VIP,用UVM搭建平台验证代码(Chip verification VIP of SPI protocol, build platform verification code with UVM)
    2020-08-25 09:58:15下载
    积分:1
  • 4X4键盘密码比较模块,可以查看密码6
    4X4 KEYPAD 的密码比较模块,可以核对6位的密码-4x4 KEYPAD password comparison module, can check the password 6
    2022-10-12 19:30:03下载
    积分:1
  • 高清电子书-Verilog HDL数字系统设计教程4本合集
    说明:  高清电子书4本合集-Verilog HDL数字系统设计教程4本合集(Digital circuit design Verilog HDL digital system design)
    2021-02-03 16:05:58下载
    积分:1
  • Describes how to use VHDL language processor spi interface
    介绍了如何用vhdl语言实现处理器的spi接口-Describes how to use VHDL language processor spi interface
    2022-07-22 21:57:12下载
    积分:1
  • shuzishizhong
    这是基于verilog hdl的数字时钟源代码,能够实现时分秒的计时,可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
    2013-12-10 22:21:55下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载