登录
首页 » VHDL » 基于VHDL语言的解码汉明编码,其中包含子

基于VHDL语言的解码汉明编码,其中包含子

于 2022-08-11 发布 文件大小:3.33 kB
0 116
下载积分: 2 下载次数: 1

代码说明:

基于VHDL语言的汉明码的译码,含有校正子跟纠错检错功能-Based on the VHDL language decoding Hamming Code, which contains sub-calibration error with error correction function

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • veriloghdllicheng135li
    Verilog的应用例程,包含了基本的硬件编程,加法器,触发器(Application of Verilog routines, including the basic hardware programming, adders, flip-flop)
    2010-12-14 20:38:03下载
    积分:1
  • SVPWM-VHDL
    fpga永磁同步电机矢量控制系统,包括死区等模块(fpga foc)
    2016-06-13 19:53:32下载
    积分:1
  • xapp1161
    多相滤波系统的设计与实现,有MATLAB仿真程序,有sysgen的系统仿真,还有VHDL代码,其中还有FIR的系数参数等等(Polyphase filter system, the design and implementation includes a MATLAB simulation program, sysgen system simulation, and VHDL code, including FIR coefficient parameters, and so on )
    2021-02-15 17:29:47下载
    积分:1
  • VHDL出租车计价器,包含所有代码及其仿真结果
    VHDL出租车计价器,包含所有代码及其仿真结果-VHDL Taximeter that contains all the code and the simulation results
    2022-01-22 03:30:46下载
    积分:1
  • FPGAmotor
    FPGA在直流电机调速中的应用,利用fpga进行PID闭环控制(tell us speed control for DC motor by FPGA,use fpga for PID circle control)
    2010-11-03 20:40:42下载
    积分:1
  • verilog-ethernet
    说明:  Collection of Ethernet-related components for gigabit, 10G, and 25G packet processing (8 bit and 64 bit datapaths). Includes modules for handling Ethernet frames as well as IP, UDP, and ARP and the components for constructing a complete UDP/IP stack. Includes MAC modules for gigabit and 10G/25G, a 10G/25G PCS/PMA PHY module, and a 10G/25G combination MAC/PCS/PMA module. Includes various PTP related components for implementing systems that require precise time synchronization. Also includes full MyHDL testbench with intelligent bus cosimulation endpoints.
    2021-04-17 23:38:52下载
    积分:1
  • FSK调制通信系统的程序,比较实用,包括有限..
    通信系统的FSK调制程序,比较实用,包括完整的工程-FSK modulation communication system procedures, more practical, including the complete works
    2023-01-02 07:10:03下载
    积分:1
  • FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用...
    FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用-FPGA VERILOG using DCFIFO realize cross-clock domain data transfer, has been verified, directly available
    2022-04-17 14:15:55下载
    积分:1
  • AVQR
    单相的主动式电压质量控制器 对电压跌落进行了补偿(single-phase AVQR for power quility improvement)
    2012-10-29 15:52:24下载
    积分:1
  • Divider can be very good VHDL divider realize the function of great help for beg...
    除法器,可以很好的实现VHDL除法器的功能对于初学者有很大帮助. -Divider can be very good VHDL divider realize the function of great help for beginners.
    2022-04-21 12:12:32下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载