登录
首页 » VHDL » 用FPGA控制1602型液晶显示,显示一行英文语句。

用FPGA控制1602型液晶显示,显示一行英文语句。

于 2022-08-13 发布 文件大小:759.55 kB
0 143
下载积分: 2 下载次数: 1

代码说明:

用FPGA控制1602型液晶显示,显示一行英文语句。-show

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode
    一个用VHDL设计的DDS信号发生器,包括两个pics的仿真结果。
    2022-09-21 09:15:03下载
    积分:1
  • vdhl
    4*4键盘设计,能运行,是我自己编译的,是初学者的工具(4* 4 keyboard design, can run my own compilation, is a tool for beginners)
    2009-11-07 01:14:35下载
    积分:1
  • 08_4_hdmi_loop
    HDMI做为视频输出输入接口已经广泛使用很长时间,主要通过TMDS差分编码传输。本实验通过在HDMI屏幕上显示彩条和输入输出环通实验,来练习视频的时序和视频颜色的表示,为后面视频处理实验做个基础。(HDMI as video output input interface has been widely used for a long time, mainly through TMDS differential coding transmission. In this experiment, by displaying color bars and input/output loop experiments on HDMI screen, video timing sequence and video color representation are practiced to lay a foundation for video processing experiments later)
    2020-06-17 09:00:02下载
    积分:1
  • busok
    高频卡读写原理及技术编程应用--卡的读取,写入。(High-frequency card reader technology)
    2011-07-19 11:16:22下载
    积分:1
  • spi_interface
    spi通用串行总线,4线控制,可读写操作(SPI universal serial bus, 4-wire control, readable and writable operation)
    2019-04-29 12:37:55下载
    积分:1
  • FPGA实现四位数与四位数乘法
    FPGA实现四位数与四位数乘法,有仿真波形,合理利用FPGA资源(Four-digit and four-digit multiplication is realized by using FPGA. It has simulation waveform and makes rational use of the resources of the FPGA.)
    2020-06-21 00:00:02下载
    积分:1
  • 指令式ROM核
    代码风格非常好,容易看懂,移植性高
    2022-01-25 22:47:21下载
    积分:1
  • pci144_vhdl
    PCI vhdl for Fpga designer to design PCI IP
    2007-12-23 20:58:15下载
    积分:1
  • counter
    设计一个十进制计数器模块,输入端口包括 reset、up_enable 和 clk,输出端口为 count 和 bcd,当 reset 有效时(低电平),bcd 和 count 输出清零,当 up_enable 有效时(高电 平),计数模块开始计数(clk 脉冲数),bcd 为计数输出,当计数为 9 时,count 输出一 个脉冲(一个 clk周期的高电平,时间上与“bcd=9”时对齐)(Design of a decimal counter module, input port, including the reset up_enable clk, output port for the count and bcd, when reset is active (low), the bcd and count output cleared up_enable active (high), count module starts counting the (the CLK pulse number), the BCD count output when the count 9, the count output of the high level, the time of a pulse (a clk cycle with " bcd = 9" when aligned))
    2013-04-13 19:53:29下载
    积分:1
  • Advanced-FPGA-Design
    高级FPGA设计__结构、实现和优化,中文翻译版(Advanced FPGA Design- Architecture, Implementation, and Optimization)
    2021-04-01 11:09:08下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载