-
APF_Series_dq0_ad
串联型有源电力滤波器的 PSCAD仿真，能检测到谐波电压，本仿真的优势是能针对电压跌落或者升高进行自动补偿。(PSCAD simulation of Series type APF (Active Power Filter),this project can dectect the drop of voltage and compensates auomaticly.)
- 2013-03-13 22:51:50下载
- 积分：1
-
3.4
移位除乘法器带testbench好用的工程(Useful addition to the shift multiplier works with testbench)
- 2011-07-26 10:54:46下载
- 积分：1
-
EP2C5
基于FPGA/EP2c5的开发板详细例程，内容丰富，简单易懂(Development board based on more routine FPGA/EP2c5, content rich, easy to understand)
- 2020-12-06 22:59:23下载
- 积分：1
-
DA_AD
基于FPGA的AD和DA设计代码及文档(Design code and document of AD and DA based on FPGA)
- 2017-11-07 22:03:30下载
- 积分：1
-
基于BASYS开发板的波形发生器和示波器设计
基于BASYS开发板的波形发生器和示波器设计，可以在显示器上显示波形，共有三角波方波锯齿波正弦波四种
- 2022-08-22 23:42:24下载
- 积分：1
-
CLZ32
针对32位MIPS微处理器中CLZ指令（对单个字高位连零进行计数）的实现电路，使用了类似于超前进位的逻辑结构。包含测试文档，以及Design
Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If
all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
- 2021-03-31 19:39:08下载
- 积分：1
-
- 2022-06-02 03:55:25下载
- 积分：1
-
222
说明： VHDL BISS,SSI,ENDAT2.2, ENCODER
- 2020-11-24 17:46:39下载
- 积分：1
-
HDL的例子源代码2 / 5
HDL example source code 2/5
dff_en
- 2022-03-11 07:20:08下载
- 积分：1
-
pps_ketiao_rb2
FPGA程序,使用Verilog语言生成1个脉冲可调的PPS脉冲信号。(FPGA program generates 1 PPS pulse signal, using Verilog language.)
- 2020-06-20 17:00:02下载
- 积分：1
