登录
首页 » VHDL » Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode

Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode

于 2022-09-21 发布 文件大小:546.61 kB
0 176
下载积分: 2 下载次数: 1

代码说明:

一个用VHDL设计的DDS信号发生器,包括两个pics的仿真结果。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • eDP
    eDP接口TFT-LCD显示驱动原码(verilog+c)(eDP Interface TFT-LCD display driver source code (verilog+c))
    2020-10-17 09:17:27下载
    积分:1
  • Verilog1
    这个程序为通信中的16QAM调制程序,可用于无线或有线通信系统的调制仿真之用。(The 16QAM modulation communication this program can be used for wireless or wired communication system modulation simulation purposes.)
    2013-05-16 17:30:08下载
    积分:1
  • TechAss-2006
    un controller pi par le langage VHDL xilinx ise design 13.2
    2013-12-16 22:53:24下载
    积分:1
  • CORDIC 代码
    Xilinx CORDIC 算法 MATLAB Verilog仿真(arctan.m Kn.m sin_cos.m MATLAB Verilog)
    2019-03-27 09:53:35下载
    积分:1
  • clock_6
    ds1302时钟驱动程序,已在quartus上验证可以是直接使用(DS1302 clock driver, which has been verified on quartus, can be used directly)
    2020-06-24 12:00:02下载
    积分:1
  • SPWM
    FPGA上用verilog写的SPWM控制程序,完美运行!自由调试,毕设内容,十分宝贵(The SPWM control program by verilog FPGA perfect run! Free commissioning, Bi-based content, invaluable)
    2013-05-05 21:36:10下载
    积分:1
  • GAL
    有关gal器件的编程入门,以及常见逻辑门、计数器VHDL程序(For gal device programming entry, as well as common logic gates, counters VHDL program)
    2013-07-09 22:50:01下载
    积分:1
  • AD9826-verilog
    使用Verilog编写的ad9826的控制模块(the module of ad9826 with verilog)
    2016-05-09 14:45:37下载
    积分:1
  • Chapter06
    cvery high compatibles for quartus
    2010-06-10 11:39:28下载
    积分:1
  • 7_ImageEnhance
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像增强处理,平滑,锐化,滤波(System Generator based image processing engineering, multimedia processing FPGA implementation source code, image enhancement, smoothing, sharpening, filtering)
    2020-10-20 21:07:24下载
    积分:1
  • 696518资源总数
  • 106155会员总数
  • 8今日下载