登录
首页 » VHDL » Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode

Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode

于 2022-09-21 发布 文件大小:546.61 kB
0 169
下载积分: 2 下载次数: 1

代码说明:

一个用VHDL设计的DDS信号发生器,包括两个pics的仿真结果。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 本教程介绍了如何与IO设备在DE2板和H.
    This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.-This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.
    2022-01-31 07:25:53下载
    积分:1
  • 双向移位寄存器的VHDL源程序,自己做实验编写的可以用 谢谢大家...
    双向移位寄存器的VHDL源程序,自己做实验编写的可以用 谢谢大家-Bi-directional shift register of the VHDL source code, prepared by their own experiments can be used Thank you
    2022-02-11 10:52:42下载
    积分:1
  • Synopsys-RTLSystemC
    synopsys的systemc和RTl书籍清晰电子版,专业权威的EDA公司的培训资料(synopsys of systemc and RTl clear electronic version of books, professional authority of the EDA company' s training materials)
    2010-08-11 11:49:49下载
    积分:1
  • QPSK_System
    实现QPSK系统的调制解调仿真,基带成形滤波器采用升余弦滚降滤波器,将仿真的误码率与理论误码率作了比较(Implement QPSK modulation and demodulation simulation system, the baseband shaping filter using Raised Cosine filter will BER simulation were compared with the theoretical BER)
    2020-12-22 15:39:07下载
    积分:1
  • datamapping
    Verilog实现数据映射,解决CPM调制中的比特流向符号的转化(Implement of data mapping with Verilog)
    2021-03-15 16:29:22下载
    积分:1
  • raylrnb (3)
    说明:  本资源有一个matlab程序段,是仿真BPSK分别在高斯噪声和瑞利衰落下的误码率,产生图形对仿真值和理论值进行比较(This resource has a matlab program segment, which is the bit error rate of simulated BPSK under Gaussian noise and Rayleigh fading respectively. The generated graph compares the simulated value with the theoretical value.)
    2019-10-21 21:16:04下载
    积分:1
  • ran_num_generator.tar
    vhdl random numbergenerater
    2013-04-10 16:31:28下载
    积分:1
  • FPGA实现Jpeg压缩,和视频采集程序
    说明:  FPGA实现Jpeg压缩,和视频采集程序(Zynq - Main - register access Mio)
    2020-03-13 23:25:40下载
    积分:1
  • DE2_PS2_Debug
    这是altera公司的DE2-35开发板下的一个PS2键盘的源程序代码工程,包括PS2驱动等模块有需要的人,可以下载(Altera DE2-35 development board of the company, the source code of a PS2 keyboard works, including the the PS2 driver modules need, you can download)
    2012-10-19 20:55:20下载
    积分:1
  • 可编程逻辑器件实验
    运用VHDL语言编写的检测1111的序列检测代码和加法器,运用verlog语言的交通灯,流水灯,出租车自动计费器等                                                                            
    2022-07-17 23:42:22下载
    积分:1
  • 696518资源总数
  • 106024会员总数
  • 27今日下载