登录
首页 » Verilog » 数字时钟模块

数字时钟模块

于 2022-08-14 发布 文件大小:75.70 kB
0 92
下载积分: 2 下载次数: 1

代码说明:

基于FPGA硬件平台的数字显示时钟系统,通过数码管能够实时地显示系统或自定义时间。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • c8051fPLL
    说明:  C8051F的一个特点就是可以倍频到100M。近来用到。在单片机的调试通过其PLL倍频函数。供用到的朋友参考和借鉴。(One feature is the ability C8051F multiplier to 100M. Recently used. In MCU debugging functions through its PLL multiplier. Used for reference for a friend.)
    2021-03-04 12:39:32下载
    积分:1
  • cmv2000
    CMV2000采集的数据,进行图像的位对齐,图像的预处理
    2022-01-31 10:30:47下载
    积分:1
  • 8aqm-string-and-convert-vhdl-program
    8aqm调制串并转(1:3)换部分vhdl程序(8aqm string and convert vhdl program)
    2011-01-20 18:31:26下载
    积分:1
  • NEW
    Verilog投币式手机充电仪 清华大学数字电子技术基础课程EDA大作业。刚上电数码管全灭,按开始键后,数码管显示全为0。输入一定数额,数码管显示该数额的两倍对应的时间,按确认后开始倒计时。输入数额最多为20。若10秒没有按键,数码管全灭。(Verilog coin operated cell phone charger EDA major homework of digital electronic technology foundation course, Tsinghua University. Just put on the digital tube completely extinguished, press the start button, the digital tube display is 0. Enter a certain amount, the digital tube shows the amount of double the corresponding time, according to the confirmation began countdown. The maximum amount of input is 20. If there is no button in 10 seconds, the digital tube will die out.)
    2020-12-10 16:29:20下载
    积分:1
  • 基于FPGA的DDS设计
    应用Verilog进行编写的四种波形发生的程序,并结合DE2板与DVCC实验板上的D/A转换器在示波器上显示出了波形。初步了解Verilog的编程及DE2板的应用,加强对其实际应用的操作。
    2022-11-08 06:00:02下载
    积分:1
  • fjq1
    介绍了在数字语音通信中, 利用在系统可编程技术和复杂可编程逻辑器件CPLD, 实现了数字语音的复接和分接 对于其中的单稳态电路的数字化和数字锁相环提取位同步信号也进行了详细的设计说明。实际应用结果表明, 系统工作稳 定可靠, 设计是成功的。(Describes the digital voice communications, the use of in-system programmable technical and complex programmable logic device CPLD, to achieve the digital voice multiplexer and demultiplexer for the single steady state in which the digital circuit and digital phase locked loop extraction bit synchronization signals are also carried out a detailed design specification. The practical application results show that the system works stable and reliable design is successful.)
    2020-12-01 10:39:28下载
    积分:1
  • clk_div3
    在fpga中对于pll无法完成的分频,可采用计数方式,本例用状态机实现对时钟的奇数分频。(Pll in fpga can not be completed in the sub-frequency counting method can be used, in this case with the state machine to achieve an odd number on the clock frequency.)
    2010-07-28 20:03:41下载
    积分:1
  • dekoder
    dekoder code s Gray to cod „ 1 from 16”. This is program i VHDL
    2009-06-19 22:13:52下载
    积分:1
  • 05_key_test
    说明:  利用FPGA实现对外设按键的控制,例如用户库用按键控制跑马灯的效果(FPGA is used to realize the control of external keys, such as the effect of user database using keys to control the running horse lamp)
    2020-06-16 10:00:11下载
    积分:1
  • verilog HDL语言的综合实验
    BM1拨上实现流水灯功能(用LED灯显示) BM2拨上实现ADC0804功能(用数码管显示) BM3拨上实现TLC5620功能(用数码管显示) BM4拨上实现点阵功能(用16*16点阵显示“欢”) BM5拨上实现LCD1602功能(用1602液晶显示“学号”(第1行),“姓名(拼音)(第2行) BM6拨上实现频率计功能(用数码管显示频率值)
    2022-12-11 15:55:05下载
    积分:1
  • 696518资源总数
  • 105559会员总数
  • 1今日下载