登录
首页 » Verilog » 数字时钟模块

数字时钟模块

于 2022-08-14 发布 文件大小:75.70 kB
0 142
下载积分: 2 下载次数: 1

代码说明:

基于FPGA硬件平台的数字显示时钟系统,通过数码管能够实时地显示系统或自定义时间。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cpri
    基于verilog的cpri接口代码,支持各种速率自由切换,量产产品实际应用代码(Cpri interface based on verilog code, support various rate free switch, production products the actual application code)
    2015-09-21 16:59:59下载
    积分:1
  • 匹配滤波器的verilog实现
    运用quatusii工具基于verilog实现匹配滤波器
    2022-11-22 14:15:03下载
    积分:1
  • fft_16
    基于FPGA用verilog语言实现16点FFT(16-point FFT FPGA-based verilog language)
    2021-04-18 15:28:51下载
    积分:1
  • CPUdesign
    说明:  计算机组成原理实验多时钟周期CPU设计,包含VHDL代码的设计,实验电路图,实验详细截图。(Computer component experiments designed more CPU clock cycles, including VHDL code design, test circuit, test detailed screenshots.)
    2020-09-07 19:28:05下载
    积分:1
  • AD5270TEST
    可调电阻AD5270的Verilog测试读写功能代码(a test code for AD5270 to write and read)
    2018-11-02 17:37:12下载
    积分:1
  • soda machine自动贩卖机
    基于spartan6编写的自动贩卖机,来自数字设计与计算机体系结构的项目。中山大学移动信息工程学院课程练习之一,此代码可以为大家提供一个参考。此源码实现按键输入钱,四个七段译码管显示当前钱数和找回钱的数目
    2022-01-25 15:47:51下载
    积分:1
  • 中值滤波算法
    中值滤波实现。选择在Vivado软件上采用Verilog语言来编写中值滤波算法,搭建出完整的数据处理系统架构,通过仿真和验证来判断数据的处理效果,并在实际的设计过程中根据出现的问题提出解决方案。(Median filter implementation. The author chose Verilog language to write the median filter algorithm in Vivado software, built a complete data processing system architecture, judged the data processing effect through simulation and verification, and proposed a solution according to the problems in the actual design process.)
    2018-05-30 13:44:03下载
    积分:1
  • USB转RS232
    USB转RS232RSTTLRS485FT232+SP213串口的原理图AD画的(USB to RS232RSTTLRS485FT232+SP213 serial port schematic AD drawing)
    2020-07-01 04:20:02下载
    积分:1
  • fir
    vhdl code for fir filter
    2011-02-18 11:51:26下载
    积分:1
  • 6
    说明:  4位数码扫描显示电路,我们控制一个七段LED需要8个输出端口;如果要输出四位十进制数,就需要32的输出端口,这将占用大量的端口资源。采用串行扫描显示,我们只需要8+4共12个端口即可。其原理是:用一个四位的输出端控制,某一时刻只选中其中的一个LED(输出为‘1’表示选中),八位的输出端将该LED所需要显示的值输出;然后四位的输出端值改变,选中下一个LED。这样依次类推。如果选择的频率很快,达到50Hz以上,由于人眼的视觉暂留效应,看起来就像4个LED同时显示。 设计一个程序,输入四个一位十进制数,用4个LED显示出来。CLK采用频率可调信号发生器,逐渐改变频率,观察扫描频率的改变对输出效果的影响。 输入:连续脉冲,逻辑开关;输出:七段LED。 (4 digital scanning display circuit, we need to control a seven-segment LED output port 8 If you want to output four decimal numbers, you need the output port 32, which will take up a lot of ports. Serial scans showed, we need only 8 of 12 ports can be+4. The principle is: the output of four with a control, a time to select only one LED (output 1 is selected), 8 output of the LED by the need to show the value of the output then The output value of the four changes, select the next LED. This and so on. If you select the frequency rapidly, reaching more than 50Hz, as the human eye s persistence of vision effect, looks like a 4 LED display simultaneously. Design a program, enter a decimal number four, with four LED display. CLK signal generator with adjustable frequency, gradually changing the frequency of observed changes in scan frequency effect on the output. Input: Continuous pulse, logic switches output: seven-segment LED.)
    2010-06-21 22:07:59下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载