登录
首页 » Verilog » Processor Design

Processor Design

于 2022-08-19 发布 文件大小:133.69 kB
0 140
下载积分: 2 下载次数: 1

代码说明:

verylog中的处理器设计代码。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog编写的1024点的fft快速傅立叶变换代码
    verilog编写的1024点的fft快速傅立叶变换代码                                                                                                                                                     
    2023-03-30 03:00:03下载
    积分:1
  • frequency
    基于FPGA的频率测量,能测量方波信号的频率、占空比、相位差。范围100mHz~200MHz,精度0.0001Hz(The frequency measurement based on FPGA can measure the frequency, duty cycle and phase difference of the square wave signal. Range 100mHz~200MHz, precision 0.0001Hz)
    2018-06-29 16:48:41下载
    积分:1
  • nios2_led_one
    使用nios2点亮一个led灯,使用软件quartus13.0,开发板de2-115(nios2 led quartus13.0 de2-115)
    2013-12-11 14:32:16下载
    积分:1
  • PCI-based--DSG
    基于PCI的数字信号发生器 关键词:PCI总线,PCI9054,FPGA,卡尔曼滤波器(PCI-based digital signal generator Keywords: PCI bus, PCI9054, FPGA, Kalman filter)
    2016-06-12 20:41:45下载
    积分:1
  • 67_ellipf
    vhdl very good debug release vhdl very good debug release
    2006-10-22 18:39:48下载
    积分:1
  • YCbCr2RGB
    RGB 与YCbCr 颜色空间可以相互转化(RGB and YCbCr color space can be transformed into each other)
    2016-05-01 11:11:43下载
    积分:1
  • CH372
    USB设备接口的驱动程序,采用verilogHDL语言编写,并包含相关说明资料(USB device driver interface, using verilogHDL language, and contains descriptive information)
    2014-01-03 02:23:08下载
    积分:1
  • USB的VERILOG控制代码
    这个代码是USB的控制代码,可实现USB的发送与接收数据功能。里面有4个文件,新建一个工程即可编译运行。
    2023-01-21 05:30:04下载
    积分:1
  • zzlB
    QUARTUSII 9.0 下的三级流水线中值滤波工程,vhdl源程序等。可用于fpga做图像预处理。(the three stage pipeline median filter project under QUARTUSII 9 , VHDL source program. which can be used by FPGA to do image preprocessing. )
    2011-12-21 16:17:41下载
    积分:1
  • juchibo
    用vhdl语言生成锯齿波,数据可自行改变(Sawtooth wave with vhdl language generation, the data can change by itself)
    2011-12-21 19:29:51下载
    积分:1
  • 696516资源总数
  • 106642会员总数
  • 12今日下载