-
FPGA to do VGA communication details, I am looking for a long time before starti...
FPGA做VGA通讯的详细资料，我找了很久才收集起的，很有用，可供初学者学习实用-FPGA to do VGA communication details, I am looking for a long time before starting the collection, very useful for beginners to learn practical
- 2023-03-10 18:55:03下载
- 积分：1
-
sinwave
使用verilog hdl语言编程正弦波信号，能仿真出结果(Can use verilog HDL language programming sine wave signal, the simulation results
)
- 2013-09-18 15:27:27下载
- 积分：1
-
802-11-Frame_E_C
Frame Control field
Retry:
Set in case of retransmission frame
More fragments:
Set when frame is followed by other fragment
Power Management
bit set when station go Power Save mode (PS)
More Data:
When set means that AP have more buffered data for a
station in Power Save mode
- 2016-08-23 17:37:40下载
- 积分：1
-
Decoder_CC_P
Convolotional Decoding Based on Viterbi Algorithm
- 2021-05-13 16:30:02下载
- 积分：1
-
在ＶＨＤＬ上编写了UART通信协议，对于ＦＰＧＡ开发有很大帮助...
在ＶＨＤＬ上编写了UART通信协议，对于ＦＰＧＡ开发有很大帮助-In VHDL on the preparation of a UART communication protocol, for FPGA development of great help
- 2022-01-25 23:42:19下载
- 积分：1
-
犯错
KX_DVP3F型FPGA应用板/开发板（全套）包括：
CycloneII系列FPGA EP2C8Q208C8 40万们，含20M-270MHz锁相环2个。
RS232串行接口；VGA视频口
高速SRAM 512KB。可用于语音处理，NiosII运行等。
配置Flash EPCS2， 10万次烧写周期 。
isp单片机T89S8253：MCS51兼容单片机，12KB在系统可编程Flash ROM，10万次烧
写周期；2KB在系统可编程EEPROM，10万次烧写周期；2.7V-5.5V工作电压；0-24MHz
工作时钟；
2数码管显示器、20MHz时钟源（可通过FPGA中的锁相环倍频）；
液晶显示屏（20字X4行）；
工作电源5V、3.3V、1.2V混合电压源，良好电磁兼容性主板。
配套示例程序、资料、编程软件光盘等。
4X4键盘，4普通按键，8可锁按键，8发光管
BlasterMV编程下载器和并口通信线，可完成FPGA编程下载和isp单片机的编程。KX_DV3F开发板的源程序-err
- 2022-02-10 08:39:49下载
- 积分：1
-
Tuart_tx_rxh
该工程用verilog编写，已通过串口调试助手调试通过，接收模块采采用8倍波特率采样数据，有较好的滤波功能，在PC上完成自发自收功能。
(The project is written in verilog debugging through serial debugging assistant, adopted 8 times the baud rate sampling data receiver module, better filtering done on the PC spontaneous self-closing function.)
- 2012-08-26 10:39:49下载
- 积分：1
-
aiqingmaimai
数字钟蜂鸣器音乐——爱情买卖，很时尚的闹钟音乐代码，经测试，很有感觉。(Digital clock buzzer music- love trading, very stylish alarm clock music code, tested, great feeling.)
- 2020-12-28 01:19:01下载
- 积分：1
-
An_enhanced_security_measures_DSP
通过总结当前对处理器架构的安全性能的处理方法，提出一种增强DSP处理器安全性能的方法。主要从并行性方面进行了改进。最后对改进的方法进行了仿真和结果分析。(By summing up the current security architecture of the processor performance approach, a DSP processor to enhance the safety performance of the method. Mainly from the aspects of parallelism to improve. Finally, improved methods and results of simulation analysis.)
- 2009-03-30 11:18:09下载
- 积分：1
-
This code for countor . it is design in verilog HDL.
This code for countor . it is design in verilog HDL.
- 2022-07-27 18:33:04下载
- 积分：1
