登录
首页 » Verilog » MAX2839 SPI寄存器

MAX2839 SPI寄存器

于 2022-08-25 发布 文件大小:1.68 kB
0 126
下载积分: 2 下载次数: 1

代码说明:

MAX2839寄存器配置  spi程序                                                                                                                                                                  &nbs

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog实现流水线mips
    个人作业,mips流水线cpu,支持mips-c3指令集
    2023-03-11 10:15:03下载
    积分:1
  • UART
    说明:  Task4 for learning verilog
    2019-05-28 12:31:15下载
    积分:1
  • THS1206
    FPGA来实现数据采集,AD采用TI公司的THS1206,高速并行AD,内含16字FIFO,降低硬件复杂度。(FPGA to realize data acquisition, AD using TI company s THS1206, high-speed parallel AD, containing the 16-character FIFO, to reduce hardware complexity.)
    2009-07-09 09:08:27下载
    积分:1
  • 33753129vhdl
    对数计算源程序,能够在FPGA中计算某数的对数(Determined on the basis of the source, calculated in the FPGA to a certain number of log)
    2009-06-17 19:41:57下载
    积分:1
  • adv7511_hdmi
    FPGA与HDMI ADV7511接口源代码(FPGA HDMI Adv7511 interface)
    2020-10-08 14:37:36下载
    积分:1
  • Project_Gbit
    pc与fpga之间通过千兆以太网交换机实现网络通信(Network communication between PC and FPGA via Gigabit Ethernet switch)
    2020-06-17 20:40:04下载
    积分:1
  • shuangerxuanyi
    说明:  quartusii软件仿真实验代码 双二选一(quartusii software simulation code for a pair of two elections)
    2010-04-10 12:02:49下载
    积分:1
  • 三态总线 GPIO
    (1) 与微处理器可编程三态总线接口 GPIO (通用目的输入和输出端口)(2) 总线接口:1.addr_reg: 地址总线2.rd_n_reg、 wr_n_reg、 cs_n_reg: 控制总线3.数据: 三态数据总线(3) 内部寄存器:
    2022-02-05 04:28:07下载
    积分:1
  • VHDL-Code-For-Full-Adder-By-Data-Flow-Modelling
    VHDL Code For Full Adder By Data Flow Modelling
    2013-11-08 00:39:04下载
    积分:1
  • vga_driver
    verilog语言设计的VGA驱动。在Quarus11.0下编译成功,并在Altera cyclone4开发板上测试OK(verilog language design VGA driver. In Quartus11.0 successfully compiled and Altera cyclone4 development board test OK)
    2016-05-25 17:19:18下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载