登录
首页 » Verilog » 浮点乘法

浮点乘法

于 2022-09-08 发布 文件大小:130.33 kB
0 96
下载积分: 2 下载次数: 1

代码说明:

这个

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • key_debounce-source-code
    这是fpga按键消抖的源代码,在很多fpga按键实验中都可以用到,能够进行代码移植。(This is the source code of the FPGA buttons, in many FPGA key experiments can be used, and can carry out code.)
    2015-10-31 10:19:03下载
    积分:1
  • scramble
    基于VHDL实现加扰器解扰器的设计,与仿真。(VHDL-based scrambler descrambler design and simulation.)
    2013-01-11 20:15:54下载
    积分:1
  • AD7938controllor-VHDL
    说明:  VHDL语言的有限状态机法控制8位/12位自动转换通道模数转换器AD7938(VHDL, FSM method to control 8-bit/12-bit ADC AD7938 auto-conversion channel)
    2011-04-12 11:21:55下载
    积分:1
  • can-lite-vhdl-master
    CAN VHDL Code. Behavioral implementation of CAN bus interface.
    2021-01-19 21:48:41下载
    积分:1
  • newViterbi217
    基于IEEE802.11n标准,采用verilog语言设计的(2,1,7)卷积码viterbi译码器,支持1/2,2/3,3/4,5/6四种码率的译码,以测试无误(IEEE802.11n standard Verilog language design (2,1,7) convolutional code viterbi decoder support 1/2, 2/3, 3/4, 5/6 four bit rate decoding to test and correct)
    2020-06-29 08:40:01下载
    积分:1
  • FPGA
    基于FPGA的视觉电生理图像刺激系统的设计(Based on the design of FPGA visual electrophysiology image stimulation system)
    2013-03-08 17:09:29下载
    积分:1
  • libiio-0.15
    ad9361 matlab驱动代码,运行此代码可在matlab中控制AD9361(AD9361 matlab driver code, running this code can control AD9361 in MATLAB)
    2020-07-25 12:38:44下载
    积分:1
  • TCON
    用verilog编程的TCON模块(时序控制器)的程序(Verilog programming module with TCON (timing controller) program)
    2013-06-26 10:50:59下载
    积分:1
  • ConvolutionWithViterbiDecoding
    QPSK调制下的(5,7)卷积码的编码和维特比译码与BPSK调制下(5,7)卷积码的编码和维特比译码的BER特性(QPSK modulation under (5,7) convolutional code encoding and Viterbi decoding and BPSK modulation (5,7) convolutional code encoding and Viterbi BER characteristic)
    2020-12-12 20:09:15下载
    积分:1
  • ddr3_test
    说明:  通过循环读写DDR3内存,了解其工作原理和DDR3控制器的写法,由于DDR3控制复杂,控制器的编写难度高,这里笔者介绍XILINX的MIG控制器情况下应用,是后续音频、视频等需要用到SDRAM实验的基础。(Through reading and writing DDR3 memory circularly, we can understand its working principle and the writing method of DDR3 controller. Because of the complexity of DDR3 control, it is difficult to write the controller. Here, the author introduces the application of Xilinx's MIG controller, which is the basis of SDRAM experiment for subsequent audio and video.)
    2021-04-16 10:00:15下载
    积分:1
  • 696518资源总数
  • 105559会员总数
  • 1今日下载