登录
首页 » VHDL » vhdl,无进位同步计数器,完成6进制加,输出6进制序列数

vhdl,无进位同步计数器,完成6进制加,输出6进制序列数

于 2022-09-12 发布 文件大小:36.80 kB
0 91
下载积分: 2 下载次数: 1

代码说明:

vhdl,无进位同步计数器,完成6进制加,输出6进制序列数-vhdl, non-binary synchronous counter to complete the six binary Canada, output 6, the number of binary sequences

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 是用VHDL语言写的对A/D转换模块的控制程序,希望对大家有帮助。...
    是用VHDL语言写的对A/D转换模块的控制程序,希望对大家有帮助。-VHDL language is used on the A/D conversion module control procedures, in the hope that everyone has to help.
    2023-05-25 06:40:03下载
    积分:1
  • 3.1.19-GEC2410_LCD_HZ
    嵌入式的LCD的图片显示程序,是LCD最好的资料。(Embedded LCD picture display program is the best LCD data.)
    2013-06-15 15:57:40下载
    积分:1
  • 基于alteraCPLD芯片的VHDL点阵滚动显示源代码
    基于alteraCPLD芯片的VHDL点阵滚动显示源代码-VHDL-based alteraCPLD chip dot matrix rolling display the source code
    2022-04-25 07:41:48下载
    积分:1
  • usb_latest[1].tar
    sub opercore USB CRC5 and CRC16 Modules //// //// //// //// //// //// Author: Rudolf Usselmann //// //// rudi@asics.ws //// //// //// //// //// //// Downloaded from: http://www.opencores.org/cores/usb/(sub opercore USB CRC5 and CRC16 Modules//////////////////////// Author: Rudolf Usselmann//////// rudi@asics.ws//////////////////////// Downloaded from: http://www.opencores.org/cores/usb/)
    2009-11-17 13:53:06下载
    积分:1
  • build a tv box on fpga cyclone 2
    build a tv box on fpga cyclone 2
    2022-03-10 23:00:00下载
    积分:1
  • 六个数码码动态扫描接口程序,用VERILOG语言编写的
    六个数码码动态扫描接口程序,用VERILOG语言编写的-Six digital code dynamic scan interface program, using Verilog language
    2022-03-24 21:40:23下载
    积分:1
  • Clifford-E.-Cummings-paper
    Clifford E. Cummings论文合集,其中关于FIFO的设计很经典(Clifford E. Cummings collection of papers, on the FIFO design classic)
    2012-07-21 01:32:34下载
    积分:1
  • 100_Power_Tips_for_FPGA_Designersi
    fpga高手设计实战真经100则,最新的FPGA英文书籍,值得参考学习(100 Power Tips for FPGA Designers,The new FPGA English books, worth learning)
    2013-12-06 19:40:43下载
    积分:1
  • LIP2242CORE_otp_rom
    Verilog OTP ROM source code
    2011-01-31 09:54:45下载
    积分:1
  • sdram_module3
    能够实现16位的SDRAM的读写,没有仿真文件,只有SDRAM读写的源代码,用Verilog编写(can complete read or write sdram, only include Verilog code and no simulation files)
    2013-11-25 12:43:11下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载