登录
首页 » VHDL » This document is formatted UltraEdit document describes some of the original Ult...

This document is formatted UltraEdit document describes some of the original Ult...

于 2022-09-16 发布 文件大小:31.16 kB
0 126
下载积分: 2 下载次数: 1

代码说明:

这个文件中是UltraEdit的一些格式化文件说明 由于原来的 UltraEdit 不支持 HDL 语言的格式化显示,把文件解压得到的 wordfile.txt替换其安装目录下的 wordfile.txt 文件即可-This document is formatted UltraEdit document describes some of the original UltraEdit as a result of HDL does not support formatting language shows that the document received decompression wordfile.txt replace its installation directory under the document can wordfile.txt

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 单片机课程设计——交通灯_1
    一个交通灯设计,简单的实现,没有添加其他的显示管(Traffic Light System)
    2020-06-21 10:40:02下载
    积分:1
  • 一种学习用的小程序,主要用与VHDL仿真的全加器的一段代码!大家可以下载进行修改于仿写...
    一种学习用的小程序,主要用与VHDL仿真的全加器的一段代码!大家可以下载进行修改于仿写-A learning to use a small program, mainly used with the VHDL simulation of a full-adder code! You can download the modified Yu Fang Xie
    2022-01-25 21:36:29下载
    积分:1
  • chuankou_huihuan
    FPGA与PC端实现串口数据的收发,先从PC端接收数据,然后发回给电脑,可通过串口助手验证。(The serial port data is sent and received between the FPGA and the PC. First, the data is received from the PC, and then sent back to the computer. It can be verified by the serial port assistant.)
    2020-06-16 10:20:01下载
    积分:1
  • shuzishizhong
    这是基于verilog hdl的数字时钟源代码,能够实现时分秒的计时,可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
    2013-12-10 22:21:55下载
    积分:1
  • 一个用于锁相环开发的资料,请作为参考!
    一个用于锁相环开发的资料,请作为参考!-A phase-locked loop for the development of the information, please as a reference!
    2022-11-15 16:30:03下载
    积分:1
  • 一三FFT变换(头:这是一个代码3)
    fft变换三个中的一个(站长:三个代码算一个)-fft transformation of a three (head : It is a code 3)
    2022-08-10 18:57:06下载
    积分:1
  • 08_4_hdmi_loop
    说明:  HDMI做为视频输出输入接口已经广泛使用很长时间,主要通过TMDS差分编码传输。本实验通过在HDMI屏幕上显示彩条和输入输出环通实验,来练习视频的时序和视频颜色的表示,为后面视频处理实验做个基础。(HDMI as video output input interface has been widely used for a long time, mainly through TMDS differential coding transmission. In this experiment, by displaying color bars and input/output loop experiments on HDMI screen, video timing sequence and video color representation are practiced to lay a foundation for video processing experiments later)
    2020-06-17 09:00:02下载
    积分:1
  • described dds direct digital frequency synthesis of the basic tenets addition to...
    讲述了dds直接数字频率合成的基本原理,同时用VHDL语言编写dds原代码用于生成正弦波,并在ISE开发平台进行仿真和MATLAB验证正弦波输出结果-described dds direct digital frequency synthesis of the basic tenets addition to the use of VHDL prepared dds source used to produce sine, and ISE development platform for simulation and verification MATLAB sine wave output
    2022-07-08 20:48:31下载
    积分:1
  • Decimal precision counts, classic written, easy learning and reference for all t...
    十进制精确计数,经典写法,便于学习与参考,供大家分享-Decimal precision counts, classic written, easy learning and reference for all to share
    2022-03-24 02:37:10下载
    积分:1
  • ces_svtb_2011.12
    synopse sv培训lab,是学习systemverilog非常好的资料,放心下载。(synopsis sv training lab)
    2021-04-19 11:18:51下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载