登录
首页 » VHDL » VGA count, PSW2 inverse control is counting? Reduced count, pop

VGA count, PSW2 inverse control is counting? Reduced count, pop

于 2022-04-17 发布 文件大小:2.59 kB
0 89
下载积分: 2 下载次数: 1

代码说明:

VGA计数,PSW2控制正逆计数,按下递减计数,弹起正向计数。利用VGA作为输出设备,显示计数值。-VGA count, PSW2 inverse control is counting? Reduced count, pop-up being counted. The use of VGA as the output equipment, revealed count.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 06_lcd7_touch
    基于7Z010的触摸屏驱动程序.开发板使用的是Xilinx公司的Zynq7000 系列的芯片, 型号为XC7Z010-1CLG400C, 400 个引脚的 FBGA 封装。 ZYNQ7000 芯片可分成处理器系统部分 Processor System(PS) 和可编程逻辑部分 Programmable Logic(PL)。 在 AX7010 开发板上,ZYNQ7000 的 PS 部分和 PL 部分都搭载了丰富的外部接口和设备,方便用户的使用和功能验证。(Touch screen driver based on 7z010)
    2017-04-20 19:13:06下载
    积分:1
  • xilinx_usb_drivers_win10_x64
    win10的xilinx usb驱动,较新版本(Xilinx USB driver for win10, newer version)
    2021-03-11 17:09:26下载
    积分:1
  • sim
    csapp 第二版 体系结构实验 答案 第三个部分能跑58分(the second edition csapp architecture experiment the third part of the answer can run 58 minutes)
    2013-05-20 10:28:00下载
    积分:1
  • fpga_video_game-master
    在开发板EGO1上实现的直升机飞行游戏,随时间的累积,速度不断加快,数码管显示积分( Helicopter game in verilog)
    2021-05-07 07:58:37下载
    积分:1
  • OFDM
    :采用FPGA来实现一个基于OFDM技术的通信系统中的基带数据处理部分,即调制解调器。其中发射部分的调制器包括:信道编码(Reed-Solomon编码),交织,星座映射,FFT和插入循环前缀等模块。我另外制作了相应的解调器,可以实现上述功能的逆变换。(: Using FPGA to implement a technology-based OFDM communication systems in base-band data processing part of the modem. One part of the modulator launch include: channel coding (Reed-Solomon coding), interleaving, constellation mapping, FFT and cyclic prefix insertion modules. I also produced a corresponding demodulator can achieve the above-mentioned inverse transform function.)
    2009-04-16 12:28:17下载
    积分:1
  • dds_test
    说明:  直接数字式频率合成器DDS设计、Verilog。 产生的信号可以是正弦波或方波、三角波、锯齿波等,自选。 采用DDS技术,将所需生成的波形写入ROM中,按照相位累加原理合成任意波形。 此方案得到的波形稳定,精度高,产生波形频率范围大,容易产生高频。 本实验在设计的模块中,包含以下功能: (1)通过 freq 信号输入需要的频率的值; (2)通过 wave_sel 信号选择所需的波形; (3)通过 amp_adj 信号选择波形放大的倍数。(DDS design of direct digital frequency synthesizer, Verilog. The generated signal can be sinusoidal or square wave, triangular wave, sawtooth wave and so on, optional. By using DDS technology, the required waveforms are written into ROM, and arbitrary waveforms are synthesized according to the principle of phase accumulation. The waveform obtained by this scheme is stable, accurate and easy to generate high frequency waveform. This experiment includes the following functions in the designed module: (1) Input the required frequency value through freq signal; (2) Choosing the required waveform by wave_sel signal; (3) Select the multiplier of waveform amplification by amp_adj signal.)
    2019-01-19 16:07:50下载
    积分:1
  • 循环冗余校验码(试验报告)
    循环冗余校验码(试验报告)-Cyclic Redundancy Check (pilot reports)
    2022-03-18 10:59:43下载
    积分:1
  • GMSK
    高斯最小频移键控(Gaussian Filtered Minimum Shift Keying),这是GSM系统采用的调制方式。数字调制解调技术是数字蜂窝移动通信系统空中接口的重要组成部分。GMSK调制是在MSK(最小频移键控)调制器之前插入高斯低通预调制滤波器这样一种调制方式。GMSK提高了数字移动通信的频谱利用率和通信质量。(Gauss Filtered Minimum Shift Keying is a modulation method used in GSM system. Digital modem technology is an important part of air interface of digital cellular mobile communication system. GMSK modulation is a method of inserting a Gaussian low-pass pre-modulation filter before the MSK (minimum frequency shift keying) modulator. GMSK improves the spectrum utilization and communication quality of digital mobile communication.)
    2019-06-14 09:18:30下载
    积分:1
  • test_vhdl
    vhdl测试程序,用于初雪者熟悉hdl的具体语法应用。比较简单了。(VHDL test procedure for the First Snow hdl who are familiar with the application of specific syntax. A relatively simple.)
    2009-01-09 18:25:34下载
    积分:1
  • STDL80
    Leonardo综合器用STDL80 0.5um综合库,安装见说明,找到它真不容易。(STDL80 0.5um ASIC Library for Leonardo)
    2015-03-14 10:29:12下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载