-
SAR-ADC
Complete Successive approximation Analog to digital converter along with the source code
- 2013-04-21 23:42:03下载
- 积分：1
-
VHDL basic arithmetic library, a very handy! !
VHDL的基本数学运算库,非常好用-VHDL basic arithmetic library, a very handy! !
- 2023-01-24 20:00:03下载
- 积分：1
-
Xilinx-Timing
Xilinx FPGA 时序约束资料，原厂出品，经典不需要理由(Xilinx FPGA timing constraint information, original, classic no reason)
- 2013-05-17 09:31:26下载
- 积分：1
-
Buffer-DAQ
基于研华采集卡的FIFO双缓存区高速数据采集(FIFO DAQ)
- 2015-01-11 19:09:49下载
- 积分：1
-
fpga_video_game-master
在开发板EGO1上实现的直升机飞行游戏，随时间的累积，速度不断加快，数码管显示积分( Helicopter game in verilog)
- 2021-05-07 07:58:37下载
- 积分：1
-
regheap
该模块实现一个寄存器堆的操作，其中前16个仅主机能写，规给为32-bit×32。后16个仅Micorblaze能写。读取没有限制。如果双方同时对同一地址进行读写操作，读回的数将是全1。(This module implement a register file of the operation, of which the first host 16 is only able to write rules to the 32-bit × 32. Micorblaze only 16 after the write. There is no limit to read. If the two sides at the same time to read and write operations to the same address, read back would have been a full one.)
- 2009-12-10 15:39:59下载
- 积分：1
-
通过VHDL语言的例子，乒乓球运动的FPGA原型样机（2章）是
应用背景FPGA原型的VHDL例子提供一系列清晰，易于遵循的快速代码开发模板；大量的实际例子来说明和强化的概念和设计技术；现实可实施的项目和测试在Xilinx原型板；深入探索和Xilinx PicoBlaze软核微处理器。关键技术本书采用“做中学”介绍VHDL和FPGA技术的概念和设计人员通过一系列的实验方法。
- 2022-08-13 14:19:44下载
- 积分：1
-
tiny-dnn-1.0.0a2
说明： 在zedboard上运行的神经网络架构，方便移植。(Run lenet-5 on zedboard)
- 2020-06-23 19:00:02下载
- 积分：1
-
Based on the VHDL language for selecting the three sequences, you can have a cyc...
基于VHDL语言的3级序列的产生，可以循环产生周期为7的m序列
-Based on the VHDL language for selecting the three sequences, you can have a cycle for cycle 7 m sequence
- 2023-08-16 17:00:04下载
- 积分：1
-
jishi
计时器=================(Timer =================)
- 2009-12-27 21:41:10下载
- 积分：1
