-
QPSK_demod
说明: QPSK的解调程序,采用Verilog编写而成(QPSK demodulation program, written by Verilog)
- 2020-02-29 19:51:38下载
- 积分:1
-
FP6182
说明: PF6182是一款很好的DC-DC同步降压IC。输出电压可调整,电流达2A。非常好用(PF6182 is a good DC-DC synchronous buck IC. Adjustable output voltage and current up to 2A. Very easy to use)
- 2011-03-16 10:26:05下载
- 积分:1
-
Building and Using Counters - DE2-115
本练习的目的是构建和使用计数器。所设计的电路将在计算机上实现
- 2022-03-25 20:38:37下载
- 积分:1
-
freq
vhdl八位十进制数字频率计的设计,顶层和数码管扫描模块(vhdl eight decimal digital frequency meter design, top-level and digital tube scanning module)
- 2012-10-09 15:09:22下载
- 积分:1
-
20190717 - Copy
this describes building spi block on verilog hdl and programming them on an fpga device
- 2020-06-21 21:40:02下载
- 积分:1
-
dds
基于DDS的信号源设计(包括三角波、正弦波、方波)(Design of signal source based on DDS)
- 2018-01-01 18:06:51下载
- 积分:1
-
VHDL写的串口,很好用,程序非常简单,可以调试用
VHDL写的串口,很好用,程序非常简单,可以调试用-Written in VHDL serial, very good, and the procedure is very simple, you can debug with
- 2022-08-08 18:58:10下载
- 积分:1
-
ad706_verilog
AD706在Sparten6使用的FPGA代码,测试通过(AD706 FPGA Code In Sparten6)
- 2017-02-06 10:39:29下载
- 积分:1
-
c8
说明: QPSK 调制 与 解调的源代码 可综合 出波形(QPSK modulation and demodulation of the source code)
- 2011-03-04 00:17:17下载
- 积分:1
-
gtx_drp
高速串行设计FPGA-GTX IP设置生成drp模块,可动态配置速率2.4Gbps,1.2Gbps,0.6Gbps,自适应链接(High-speed serial design FPGA-GTX IP setting generation drp module, dynamically configurable rate 2.4Gbps, 1.2Gbps, 0.6Gbps, adaptive link)
- 2021-01-19 22:38:43下载
- 积分:1