登录
首页 » VHDL » 1024

1024

于 2022-04-25 发布 文件大小:567.81 kB
0 110
下载积分: 2 下载次数: 1

代码说明:

1024点FFT快速傅立叶变换,(vhdl代码)-1024-point FFT vhdl

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于Basys3的贪吃蛇小游戏
    基于Basy3的贪吃蛇小游戏,实现了相关功能。(Snake Eating Game Based on Basy3)
    2021-03-10 20:39:26下载
    积分:1
  • FPGA simulation examples, Verilog coding, the process in detail, code easy to un...
    FPGA的仿真实例,Verilog代码编写,过程详尽,代码易懂。第二个文档-FPGA simulation examples, Verilog coding, the process in detail, code easy to understand. The second document
    2022-05-04 23:56:16下载
    积分:1
  • this project is based on half adder ,full adder,half subtractor and full subtrac...
    this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. - this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.
    2022-12-30 21:40:03下载
    积分:1
  • ahb2apb_bridge_verification-master
    ahb to apb master verification
    2021-03-23 22:09:15下载
    积分:1
  • vhdl描述的显示代码 maxplus2开发环境
    vhdl描述的显示代码 maxplus2开发环境-VHDL description of the display code development environment maxplus2
    2022-07-25 04:14:57下载
    积分:1
  • verilog_422
    标准RS422 Verilog源代码, 传输波特率可以修改, FPGA上可以工作(Standard RS422 verilog communication source code, buardrate can be updated and it is fully work in FPGA )
    2021-04-06 14:29:02下载
    积分:1
  • 程序
    传感器是一种检测装置,能感受到被测量的信息,并能将感受到的信息,按一定规律变换成为电信号或其他所需形式的信息输出,以满足信息的传输、处理、存储、显示、记录和控制等要求(Sensor is a kind of detection device, which can sense the measured information and transform it into electrical signal or other required information output according to certain rules to meet the requirements of information transmission, processing, storage, display, recording and control.)
    2020-06-18 22:00:01下载
    积分:1
  • VHDL Programing
    VHDL Programing
    2022-07-03 20:35:05下载
    积分:1
  • fifo
    fifo的代码,经过测试可以使用,很有用处,可以放心使用(a fifo module,the code has been tested and it is usefull)
    2010-03-02 22:03:30下载
    积分:1
  • uart
    串口通信通用模块,FPGA Verilog语言 ise,vivado环境(uart,FPGA Verilog, ise,vivado)
    2020-06-22 07:20:01下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载