登录
首页 » VHDL » 用于实现两个数相加的vhdl代码,在相应的编译器中使用

用于实现两个数相加的vhdl代码,在相应的编译器中使用

于 2022-10-30 发布 文件大小:18.01 kB
0 49
下载积分: 2 下载次数: 1

代码说明:

用于实现两个数相加的vhdl代码,在相应的编译器中使用-used to achieve the two summed VHDL code, the corresponding use of compiler

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dct
    里面含有vhdl和verilog 版本,很好用!dct变换用得很多啊!(Which contains a VHDL and Verilog versions of very good use! Dct transform with a lot ah!)
    2007-08-27 16:00:31下载
    积分:1
  • vga example for altera
    altera的vga示例
    2022-08-03 13:31:56下载
    积分:1
  • 简单 VHDL 波斯语
    Vhdl 语言在 pdf 格式的波斯语。你可以学习编码用 vhdl 语言、 fpga、 盖茨、 专用集成电路、 cpu 编程,在 2 个部分。
    2022-02-01 05:01:54下载
    积分:1
  • verilog program for 8
    verilog program for 8-bit multiplier
    2023-07-15 11:05:03下载
    积分:1
  • It s a 8051 VHDL source code issued by Original.
    它是一个8051 VHDL源代码发布的原创。
    2022-06-17 06:19:21下载
    积分:1
  • jiaotongdeng
    交通灯通过数码管显示,几种模式可调,还可以时间可设,适合初学者入门参考学习。(LED traffic lights can be set to several modes adjustable time beginners reference ~ ~ ~)
    2013-08-25 10:02:34下载
    积分:1
  • 用FPGA实现的模糊控制器 部分用VHDL编写的源程序
    用FPGA实现的模糊控制器 部分用VHDL编写的源程序-Using FPGA to achieve some of the fuzzy controller using VHDL source code prepared
    2022-03-26 02:28:39下载
    积分:1
  • dianyuan
    实现按键控制AD三通道的电源转换的功能。(AD three buttons control channel to achieve power conversion)
    2015-04-23 16:20:49下载
    积分:1
  • vhdl的源文件调试 !!!!!!!! flv视频
    vhdl的源文件调试 !!!!!!!! flv视频-VHDL source file debugging! ! ! ! ! ! ! ! flv video
    2023-03-14 10:50:04下载
    积分:1
  • 通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…
    FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity of the wrapper file.-FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity o
    2022-06-20 20:06:05下载
    积分:1
  • 696524资源总数
  • 103945会员总数
  • 46今日下载