登录
首页 » Verilog » 小游戏类似flappy bird

小游戏类似flappy bird

于 2022-11-11 发布 文件大小:25.78 MB
0 146
下载积分: 2 下载次数: 1

代码说明:

利用Vivado软件编写Verilog硬件描述语言实现小游戏“奔跑的方块”,开发板为ZYBO,通过VGA接口来控制屏幕进行显示.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cpu_easy
    说明:  ADD MOV MOVi SUB四指令cpu设计,qutartus,(Design of four-instruction CPU)
    2019-05-13 11:44:49下载
    积分:1
  • sobel
    基于FPGA的Spartan-6系列的SOBEL算法实现(Implementation of SOBEL Algorithm Based on FPGA)
    2018-05-09 15:25:33下载
    积分:1
  • DE2_115_TV
    DE2-115开发板TV摄像头成像程序,源码亲测可用,可加入边缘算法成像,实时显示轮廓,速度流畅(The DE2-115 development board TV camera imaging procedures, the pro-test in the source can be added to the edge algorithms imaging, real-time display contours, fast-paced)
    2020-07-09 19:18:55下载
    积分:1
  • Verilog
    说明:  Verilog简易教程,或者说是讲义,清晰易懂,适合初学者入门使用(Layman' s Guide to Verilog, or a lecture, legible entry to use for beginners)
    2010-04-08 16:51:54下载
    积分:1
  • uart蓝牙控制小车
    通过串口协议来实现蓝牙数据传输,可通过手机与蓝牙模块之间的传信实现对小车的控制
    2023-01-11 08:30:04下载
    积分:1
  • dw_ahb_dmac_db
    It is Synopsys dmac controller databook
    2020-10-10 10:27:34下载
    积分:1
  • FPGA_Book_cd
    《无线通信FPGA设计》包含的所有例子源码,包括matlab仿真和verilog源码,本书内容还是非常丰富的,涉及无线通信领域各个方面。不过对于一些比较新的技术,其FPGA实现部分过于简略,难以在工程中实用化。(" Wireless FPGA Design" contains all the examples source code, including the matlab simulation and verilog source code, the contents of this book is still very rich, involved in all aspects of the field of wireless communications. But for some relatively new technology, some of its FPGA implementation is too brief, it is difficult in practical engineering.)
    2009-10-26 14:50:33下载
    积分:1
  • LEDTest2
    This is a running 10 bit led on VHDL code including switch to shift from increasing or decreasing
    2017-10-28 16:27:20下载
    积分:1
  • Coding Files
    Floating Point FP multiplication is widely used in large set of scientific and signal processing computation. Multiplication is one of the common arithmetic operations in these computations. A high speed floating point double precision multiplier is implemented on a Virtex 6 FPGA. In addition, the proposed design is compliant with IEEE 754 format and handles over flow, under flow, rounding and various exception conditions. The design achieved the operating frequency of 414.714 MHz with an area of 648 slices.
    2017-12-13 23:58:23下载
    积分:1
  • lecg_局部增强的时钟门控
    这是一个关于的RTL时钟门控技术LECG此源代码是在门控时钟的应用LECG技术
    2022-03-02 23:58:15下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载