登录
首页 » VHDL » SPI serial bus interface Verilog realization elaborate on the realization of the...

SPI serial bus interface Verilog realization elaborate on the realization of the...

于 2022-11-13 发布 文件大小:388.77 kB
0 114
下载积分: 2 下载次数: 1

代码说明:

SPI串行总线接口的Verilog实现,详细讲解实现过程。-SPI serial bus interface Verilog realization elaborate on the realization of the process.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • switch--circuit
    最近交互式电源技术,软交换、同步整流、频率固定(Alternating expressions Power technology recently、Softswitch, synchronous rectification, fixed frequency)
    2013-11-25 15:56:17下载
    积分:1
  • 基于VHDL的I2C程序0002,很不错的论文及程序,,大家快下啊
    基于VHDL的I2C程序0002,很不错的论文及程序,,大家快下啊-based on the I2C procedures VHDL 0002, a very good paper and procedures, we quickly under ah
    2022-03-24 23:26:37下载
    积分:1
  • E VHDL数字电路设计
    VHDL数字电路设计的电子书,很好的学习材料-VHDL digital circuit design of e-books, very good learning materials
    2023-01-18 23:30:04下载
    积分:1
  • AD_100k
    说明:  ADC Reference code!Clock 100kHz
    2020-06-24 10:40:02下载
    积分:1
  • pcm
    利用VHDL语言和模块化设计实现PCM编译码的功能,整体工程和代码全有。(PCM encode and decode by VHDL in Quartus2. )
    2020-11-02 10:39:53下载
    积分:1
  • 以上是VHDL硬件描述语言写的一个简单锝路流水灯程序,希望对刚接触VHDL的朋友有一定帮助...
    以上是VHDL硬件描述语言写的一个简单锝路流水灯程序,希望对刚接触VHDL的朋友有一定帮助-These are the VHDL hardware description language written in a simple flow path lights technetium procedures,刚接触VHDL want to have some friends to help
    2023-08-06 14:45:02下载
    积分:1
  • multi16
    有符号16位乘法器。经典booth编码。拓扑结构为wallance树。加法器类型是进位选择加法器。(Number system: 2 s complement Multiplicand length: 16 Multiplier length: 16 Partial product generation: PPG with Radix-4 modified Booth recoding Partial product accumulation: Wallace tree Final stage addition: Carry select adder )
    2013-01-01 14:13:58下载
    积分:1
  • VHDL实现简单的8位CPU doc文件上有源代码
    VHDL实现简单的8位CPU doc文件上有源代码-VHDL simple eight CPU doc documents Active code
    2023-01-26 05:05:03下载
    积分:1
  • DDS_signal_genarator
    这是一个利用verilog语言编写的信号发生器的例子,值得参考(this is a code about signal generator by VIERILOG LANGUAGE!)
    2013-12-23 10:12:52下载
    积分:1
  • VHDL语言,设计一个在DE2平台的8个七段数码管上循环显示HELLO的程序
    VHDL语言,设计一个在DE2平台的8个七段数码管上循环显示HELL0的程序,采用按键控制循环的速度,慢速循环时间间隔为1S,快速循环时间间隔为200ms。(VHDL language, design a platform in the DE2 8 segment digital tube display HELL0 program cycle, the speed control loop using keys, slow cycle time interval for the 1S, fast cycle time interval is 200ms.)
    2020-07-08 20:28:56下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载