登录
首页 » VHDL » Verilog 编写的IP核,512K的16位SRAM

Verilog 编写的IP核,512K的16位SRAM

于 2023-01-13 发布 文件大小:11.26 kB
0 41
下载积分: 2 下载次数: 1

代码说明:

Verilog 编写的IP核,512K的16位SRAM-Written in Verilog IP core, 512K 16-bit SRAM

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 低功率的可逆逻辑乘8
    本文提出了一种新颖的可逆乘法器。可逆逻辑可以发挥重要作用
    2023-01-29 11:35:03下载
    积分:1
  • fft_ex1
    基于verilog的FFT设计,使用vivado作为开发平台(Verilog based on the FFT design, the use of vivado as a development platform)
    2021-02-24 23:39:39下载
    积分:1
  • Three-phase-power
    利用FPGA,产生三相SPWM波,与后继硬件电路配合,形成三相电源。高效,实用。(Using FPGA, produce three-phase SPWM wave, with subsequent hardware circuit with the formation of three-phase power. Efficient and practical.)
    2021-04-06 23:49:02下载
    积分:1
  • firhalfband
    利用matlab提供的firhalfban函数设计阶数为16、通阻带容限为0.0001的半带滤波器。仿真测试滤波前后的信号时域图,回执滤波器的频率响应特性图(Provided firhalfban function using matlab design order of 16, through the 0.0001 stopband wool half-band filter. Simulation test filtered time domain signal before and after, receipt filter frequency response characteristic diagram)
    2020-07-03 21:40:02下载
    积分:1
  • syn_rd_wr_fifo
    该代码实现了FPGA对USB芯片68013的读写,语言是VERLOD,试验通过。(The code to achieve the FPGA read and write 68013 on the USB chip, the language is VERLOD, through the test. )
    2015-05-02 14:34:16下载
    积分:1
  • Altera-LVDS_IP
    自己总结的Altera_LVDS的IP核的设计及仿真分析,已在实际工程中应用到,并且带有源代码和仿真代码,总结的文档,非常有用。(My summary of the Altera_LVDS IP kernel design and simulation analysis, has been applied in practical engineering, and with source code and simulation code, summary of the document, very useful.)
    2020-12-16 14:39:13下载
    积分:1
  • BLUE
    说明:  利用EGO1数模混合口袋实验平台上的蓝牙模块与板卡进行无线通信。使用支持蓝牙 4.0 的手机与板卡上的蓝牙模块建立连接,并且通过手机 APP 发送命令,控制 FPGA 板卡上的硬件外设。(The Bluetooth module on the EGO1 digital-analog mixed pocket experimental platform is used to communicate with the board. The Bluetooth 4.0-enabled mobile phone is used to establish a connection with the Bluetooth module on the board, and commands are sent through the mobile phone APP to control the hardware peripherals on the FPGA board.)
    2020-06-24 02:00:02下载
    积分:1
  • JTAG design verilog code.
    JTAG design verilog code.
    2022-02-14 02:08:42下载
    积分:1
  • Xilinx PicoBlaze的解释
    Xilinx picoBlaze explained
    2022-01-26 03:15:36下载
    积分:1
  • elc_clock
    verilog实践 elc_clock 电子时钟设计(Verilog design practice elc_clock electronic clock)
    2008-12-10 16:06:48下载
    积分:1
  • 696524资源总数
  • 103920会员总数
  • 65今日下载