登录
首页 » VHDL » vhdl adder with two input 4

vhdl adder with two input 4

于 2022-11-16 发布 文件大小:660.00 B
0 98
下载积分: 2 下载次数: 1

代码说明:

vhdl adder with two input 4-bit and output of 4 bits and carry

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 8 bit general purpose microprocessor verilog code
    它是一种以地址总线数据总线为结构的8位微处理器,主要由两部分组成:一是控制单元,数据通路控制单元控制微处理器的所有块、寄存器和部件,数据通路由地址和数据通路信号处理组成指令读写加法;
    2022-02-01 07:53:18下载
    积分:1
  • modulation-and-demodulation
    通过verilog语言实现各种基本信号的调制解调过程,包括2psk,qpsk,ppm(Realize the modulation and demodulation process of various basic signals through verilog language, including 2psk, qpsk, ppm)
    2018-04-26 21:52:04下载
    积分:1
  • shukongfenpinqi
    数控分频器的设计 数控分频器的功能就是当在输入端给定不同输入数据时,将对输入的时钟信号有不同的分频比,例3的数控分频器就是用计数值可并行预置的加法计数器设计完成的,方法是将计数溢出位与预置数加载输入信号相接即可。(NC NC divider divider design of its function is when the input given different input data, input the clock signal will have different frequency than, for example 3 is to use the NC prescaler count preset value of the adder parallel counter design is completed, the method is to count the number of overflow bit with preset load to the input signal phase.)
    2008-12-13 09:56:51下载
    积分:1
  • sdram controller vhdl
    sdram controller vhdl
    2022-03-11 14:56:59下载
    积分:1
  • subway-ticket-vending-system
    本设计是基于FPGA设计一个地铁自动售票系统。 本设计采用自顶向下的模块化设计方法,基于FPGA使用VHDL语言设计制作一个地铁自动售票控制系统,该系统能出售2条线路3种不同价位的票,完成售票、找零、显示等功能。(The design is based FPGA design of a subway ticket vending system. This design uses a top-down, modular design method, a subway ticket vending control system based on FPGA using VHDL language design, the system can sell two lines of different priced tickets, complete the ticket, give change, display and other functions .)
    2013-02-27 12:59:49下载
    积分:1
  • on a serial data input timing will be based on output data using two procedures
    关于一个串行数据输入 根据时序将数据分两路输出的程序 -on a serial data input timing will be based on output data using two procedures
    2022-07-26 17:19:57下载
    积分:1
  • biaojue4
    此代码实现4人表决功能,4人中有三人同意即为通过。(Four voting)
    2013-10-29 21:46:07下载
    积分:1
  • Verilog ADPLL文件和testbench。V
    verilog ADPLL file with testbench.v
    2022-02-25 04:56:13下载
    积分:1
  • verilogCRC32
    32位bit输入的CRC32校验,verilog的代码,以及modelsim的testbench代码(The encode of CRC32 with 32bit-inputs based on verilog, and according encode of testbench)
    2012-03-07 10:22:58下载
    积分:1
  • YCbCr444_YCbCr422
    FPGA YCbCr444转YCbCr422实验 很好的参考(FPGA EP4CE40F23C6 YCbCr444 turn YCbCr422 experiment)
    2021-01-25 10:08:38下载
    积分:1
  • 696518资源总数
  • 105721会员总数
  • 0今日下载