登录
首页 » VHDL » altera公司cpld/fpga开发软件quartus2中文使用教程

altera公司cpld/fpga开发软件quartus2中文使用教程

于 2022-11-23 发布 文件大小:2.96 MB
0 127
下载积分: 2 下载次数: 1

代码说明:

altera公司cpld/fpga开发软件quartus2中文使用教程-altera company cpld/fpga development of software to use Chinese quartus2 Guide

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cnt24_t
    这是二十四进制计数器的源程序,有需要的同学可以参照一下!(This is 24 hexadecimal counter source, needy students can refer to you!)
    2008-12-22 09:29:29下载
    积分:1
  • FPGA_SPWM
    此代码是由FPGA产生SPWM波的代码,简单易懂(use FPGA to generate SPWM)
    2019-02-19 16:12:33下载
    积分:1
  • binary LDPC DECODER
    二进制LDPC解码器:
    2022-05-31 06:59:45下载
    积分:1
  • RAM
    这是个双端口双端口ram的定义,当然读者在此基础上还可以扩充(This is a dual-port dual-port ram definition, of course, on the basis of the readers can also be expanded)
    2009-05-24 11:41:19下载
    积分:1
  • quartus II中文用户教程(英文版的完全翻译)
    说明:  quartus II中文用户教程(英文版的完全翻译),和一切爱好可编程器件的同仁共勉之(Quartus II Chinese user guide (English version of the full translation) love and all programmable devices colleagues share Zhi)
    2020-12-21 14:19:08下载
    积分:1
  • VHDL source VHDL source VHDL source
    VHDL源码 VHDL源码 -VHDL source VHDL source VHDL source
    2022-01-26 18:08:58下载
    积分:1
  • 01_test
    FPGA测试程序,仅供测试硬件是否能够运行,主要功能是点亮运行指示灯(The main function of the test program of FPGA is to light the running indicator.)
    2019-06-20 03:21:28下载
    积分:1
  • Micron_SDRAM_DDR2Simulation_model_Verilog
    DDR2 SDRAM仿真模型,适合于ModelSim下工作,请先阅读readme(DDR2 SDRAM Simulation Model which is suitable for modelsim. Please read readme file firstly.)
    2020-10-29 17:49:57下载
    积分:1
  • matlab
    里面包含了三段代码,主要是用matlab产生高斯随机信号以及高斯白噪声和色噪声,然后计算其数字特征及对这些信号进行频谱分析和功率谱分析,里面还有关于低通滤波器的设计的简单说明(Which contains three sections of code using matlab Gaussian random signals and white Gaussian noise and color noise, and then to calculate the numerical characteristics and spectral analysis and power spectral analysis of these signals, there is also the low-pass filter design BRIEF DESCRIPTION OF)
    2020-09-22 15:17:51下载
    积分:1
  • RISC
    URISC的RTL级设计,Verilog代码(Design: URISC RTL Verilog)
    2019-06-16 23:07:39下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载