登录
首页 » VHDL » Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考....

Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考....

于 2022-12-08 发布 文件大小:3.10 kB
0 85
下载积分: 2 下载次数: 1

代码说明:

Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考.-Clock_Dithering_Verilog this is a Clock u_dither, everybody want to make Verilog-jitter can refer to.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • stm32adc12路采集DMA
    adc采集多路采集多通道基于dma的adc采集(ADC acquisition, multi-channel acquisition and multi-channel acquisition)
    2020-06-19 06:20:01下载
    积分:1
  • dot_product
    实现矩阵相乘,即点积运算,为VERILOG语言。可以根据自己的需要改变维数,采用了流水线的结构(Achieve matrix multiplication, ie dot product operations, for VERILOG language. You can change the dimension according to their needs, using a pipeline structure)
    2015-01-27 10:52:52下载
    积分:1
  • 本文件是用CPLD(EPM7064)驱动线阵CCD(ILX509),其中包括原理图和程序...
    本文件是用CPLD(EPM7064)驱动线阵CCD(ILX509),其中包括原理图和程序-This document is a CPLD (EPM7064) driver line array CCD (ILX509), including schematics and procedures
    2022-02-12 02:58:13下载
    积分:1
  • 基于Verilog的PCI总线接口的设计及应用
    基于Verilog的PCI总线接口的设计及应用-Verilog-based PCI-bus interface design and application.
    2023-01-05 03:35:06下载
    积分:1
  • 完成十余卷积过程,简单方便,能够这样那样这样,sorry
    完成十余卷积过程,简单方便,能够这样那样这样,sorry-Convolution process more than a decade to complete, simple and convenient, this can be done this way, sorry
    2022-10-31 06:20:03下载
    积分:1
  • VHDL语言实现时钟程序,用fpga开发板试过后,能够执行
    VHDL语言实现时钟程序,用fpga开发板试过后,能够执行-VHDL Pang Sung-wife of mother
    2022-05-27 01:05:27下载
    积分:1
  • Риторика_Зачетная работа
    说明:  access must be conf urr arr
    2019-05-29 20:23:53下载
    积分:1
  • VHDL参考手册,从事FPGA的好帮手,FPGA学院的终身伴侣!
    VHDL参考手册,从事FPGA的好帮手,FPGA学院的终身伴侣!-VHDL Reference Manual, in FPGA a good helper, FPGA college life companion!
    2022-07-26 13:34:21下载
    积分:1
  • I2C_read
    说明:  I2C读程序,通过状态机描叙,仿真达到要求(I2C Reading, depicts through the state machine, called Simulation)
    2006-04-07 15:51:19下载
    积分:1
  • DC-DC
    /功 能:1.实现与CPLD的通信,从而控制PWM的占空比. 2.实现LCD显示相关信息. // 3.实现对键盘按键的判断和确定相应的操作. 4.实现对电压电流的检测. // 5.实现过载保护功能,电流过大时,切断PWM输出,当排除过流故障后,自动恢复供电 // 6.实现用PID算法跟踪电压,实现稳压输出(/ Function: 1. Achieve communication with the CPLD to control the PWM duty cycle. 2 LCD Display relevant information.// 3. Realize the keyboard keys judgment and determine the appropriate action. 4. Achieve the voltage and current Detection// 5. achieve overload protection, current is too large, cut off the PWM output, when excluding overcurrent fault, automatically restore power// 6. achieve tracking voltage with PID algorithm to achieve the regulated output)
    2013-05-23 16:28:30下载
    积分:1
  • 696518资源总数
  • 105721会员总数
  • 0今日下载