登录
首页 » VHDL » altera推出的基于它们fpga和cpld的构建嵌入式系统的新技术sopc的介绍。其集成在quartus II中...

altera推出的基于它们fpga和cpld的构建嵌入式系统的新技术sopc的介绍。其集成在quartus II中...

于 2022-12-14 发布 文件大小:8.45 MB
0 168
下载积分: 2 下载次数: 1

代码说明:

altera推出的基于它们fpga和cpld的构建嵌入式系统的新技术sopc的介绍。其集成在quartus II中-ALTERA due to launch them and they simply cpld Construction of the new Embedded System Technology sopc briefing. Its integrated into the Quartus II

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • music
    说明:  是用VHDL语言编写的乐曲演奏程序,详细的写了各个模块的子程序(VHDL language is the music playing program)
    2009-08-17 08:52:31下载
    积分:1
  • crc_verilog_xilinx
    各类CRC效验码 有CRC8-8 CRC16-8 CRC32-8 CRC12-4 CRC-CCIT-8(CONTAIN CRC8-8 CRC16-8 CRC32-8 CRC12-4 CRC-CCIT-8 )
    2021-03-10 22:59:26下载
    积分:1
  • Cerradura
    Conduct a digital system ( electronic lock ) using hierarchic methodology . An electronic lock is a device that allows access or opening of a system , as long as the key or combination to enter match with which it is predefined in said lock .
    2014-10-10 15:41:14下载
    积分:1
  • myuart
    使用verilog语言编写的异步串口模块,带有16级深的FIFO,它与DSP28335的SCI相似,可以帮助初学者更快地理解FPGA和DSP的硬件结构和编程思路(Use verilog language of asynchronous serial port module, FIFO with deep level 16, it was similar with DSP28335 SCI, can help beginners to understand faster the FPGA and DSP hardware structure and programming ideas)
    2013-07-25 11:45:57下载
    积分:1
  • DE2_NIOS_HOST_MOUSE_VGA
    基于nios的vga显示实验,自制的ip核。可以按照自己的需求改写ip(Nios to vga display ip nuclear experiments, homemade. Can be rewritten in accordance with their own needs ip)
    2021-04-11 11:58:58下载
    积分:1
  • pprobar
    ES A PRACRICA 2 DEL LABORATORIO DE DIGITAL
    2013-12-09 04:26:42下载
    积分:1
  • 基于EPM1270的VGA显示器接口源码Verilog
    基于EPM1270的VGA显示器接口源码Verilog-Based on the EPM1270
    2022-03-24 16:21:09下载
    积分:1
  • quartusandmodelsim
    本文档对quartus与modelsim运用操作描述十分详细,对初学者,会有很大帮助!(Quartus and modelsim this document on the use of operations described in great detail, for beginners, there will be a great help!)
    2010-08-30 23:51:02下载
    积分:1
  • verilog
    用fpga制作一个音乐播放器,此为浙江大学信电系fpga教程大实验成果。(Use fpga make a music player, this is the letter Electrical Zhejiang University fpga tutorial big experiment results.)
    2020-12-14 09:09:14下载
    积分:1
  • 通过VHDL语言的例子,乒乓球运动的FPGA原型样机(2章)是
    应用背景FPGA原型的VHDL例子提供一系列清晰,易于遵循的快速代码开发模板;大量的实际例子来说明和强化的概念和设计技术;现实可实施的项目和测试在Xilinx原型板;深入探索和Xilinx PicoBlaze软核微处理器。关键技术本书采用“做中学”介绍VHDL和FPGA技术的概念和设计人员通过一系列的实验方法。
    2022-08-13 14:19:44下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载