登录
首页 » VHDL » altera推出的基于它们fpga和cpld的构建嵌入式系统的新技术sopc的介绍。其集成在quartus II中...

altera推出的基于它们fpga和cpld的构建嵌入式系统的新技术sopc的介绍。其集成在quartus II中...

于 2022-12-14 发布 文件大小:8.45 MB
0 46
下载积分: 2 下载次数: 1

代码说明:

altera推出的基于它们fpga和cpld的构建嵌入式系统的新技术sopc的介绍。其集成在quartus II中-ALTERA due to launch them and they simply cpld Construction of the new Embedded System Technology sopc briefing. Its integrated into the Quartus II

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • lisa-vhdl2va
    通过modelsim仿真检测matlab生成滤波器效果。(Generate the filter through matlab and simulated by modelsim.)
    2013-12-12 11:17:18下载
    积分:1
  • cppOrbitTools
    tle转换为六根数的c++源代码,英文原版代码,测试可用(tle converted to six the number of c++ source code, the English original code, test available)
    2021-03-16 10:49:21下载
    积分:1
  • 实光电码盘的输出数据的四倍频,使码盘输出精度提高四倍。...
    实光电码盘的输出数据的四倍频,使码盘输出精度提高四倍。-real photoelectric encoder output data of the four frequency, accuracy encoder output increased by four times.
    2022-01-23 10:41:40下载
    积分:1
  • FPGA
    说明:  fPGA中的竞争冒险现象的来源及其解决方法(FPGA in the source of the phenomenon of competitive risk-taking and their solutions)
    2008-12-06 17:10:46下载
    积分:1
  • A4_Oscilloscope_Top
    说明:  数字示波器实验,利用AD、DA和VGA三个外设来实现简易示波器,DA外设发送正弦波给AD外设,AD外设解析成数字信号将数据送给VGA外设进行显示。在VGA上可以看到DA外设发送的波形、波形频率和波形峰峰值。(In the experiment of digital oscilloscope, AD, DA and VGA are used to realize simple oscilloscope. DA peripheral transmits sine wave to AD peripheral. AD peripheral resolves into digital signal and sends data to VGA peripheral for display. The waveform, waveform frequency and peak value of DA peripheral can be seen on VGA.)
    2019-03-13 10:45:10下载
    积分:1
  • spi_2
    说明:  DAC3283 寄存器初始化,SPI驱动(Dac3283 register initialization, SPI drive)
    2020-03-14 09:56:50下载
    积分:1
  • FSK调制通信系统的程序,比较实用,包括有限..
    通信系统的FSK调制程序,比较实用,包括完整的工程-FSK modulation communication system procedures, more practical, including the complete works
    2023-01-02 07:10:03下载
    积分:1
  • Verilog HDL 135例指南:Verilog HDL语言类似于C语言,以…
    verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,3-6章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 3-6
    2022-09-27 03:05:03下载
    积分:1
  • tb_modular
    Matlab to hdl code for Least_square testbench
    2020-06-17 12:20:02下载
    积分:1
  • AMI1
    本代码是用VERILOG语言描述的AMI码的解码的程序,经过调试是正确的。代码简单易懂。(This code is described in VERILOG language AMI code decoding process, after debugging is correct. Code is easy to understand.)
    2021-04-22 14:48:48下载
    积分:1
  • 696524资源总数
  • 103843会员总数
  • 49今日下载