-
verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,9...
verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,9-10章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 9-10
- 2022-08-15 23:59:39下载
- 积分:1
-
嵌入式应用开发技术白金手册源代码
嵌入式应用开发技术白金手源代码...
嵌入式应用开发技术白金手册源代码
嵌入式应用开发技术白金手源代码-this is a vhdf code
- 2022-04-28 14:40:01下载
- 积分:1
-
gtx
ip core of the transceiver gtx
- 2019-04-02 00:10:03下载
- 积分:1
-
实现LMS的VHDL代码。
Implement LMS vhdl code.
- 2022-07-11 07:46:06下载
- 积分:1
-
用vhdl来实现的数字频率合成的技术,几乎很全的,所有的都有...
用vhdl来实现的数字频率合成的技术,几乎很全的,所有的都有 -Use VHDL to realize the digital frequency synthesis technology, almost the whole of, all have
- 2022-02-04 17:07:58下载
- 积分:1
-
sos_module
用FPGA实现sos摩尔密码,即输出电平信号短长短。就是有次序的控制输出莫斯密码的“点”,“画”和“间隔”。而 control_module.v 是一个简单的定时触发器,每一段时间都会使能sos_module.v。(Realized by FPGA sos mole password, the output signal level of short duration. There is a sequence of output control points Moss password, painting and intervals. And control_module.v is a simple timer triggers, each period of time will enable sos_module.v.)
- 2016-09-20 16:26:29下载
- 积分:1
-
Using VHDL language driver DM128* 64LCD procedures
用VHDL 语言驱动DM128*64LCD程序-Using VHDL language driver DM128* 64LCD procedures
- 2022-07-09 01:28:22下载
- 积分:1
-
基于fpga的fskpsk信号产生器,可实现对1.2kHz和2.4kHz正弦波的采样...
基于fpga的fskpsk信号产生器,可实现对1.2kHz和2.4kHz正弦波的采样-based on the fpga and fskpsk signal generator,can achieve sample to the 1.2kHz and 2.4kHz sin wave
- 2023-08-25 08:15:03下载
- 积分:1
-
全加器的VHDL程序实现及仿真
全加器的VHDL程序实现及仿真-full adder VHDL simulation program and
- 2022-02-03 16:51:49下载
- 积分:1
-
DDS
Verilog实现DDS线性调频,Verilog实现DDS线性调频(Verilog implementation of DDS linear FM,Verilog implementation of DDS linear FM)
- 2015-07-29 19:59:36下载
- 积分:1