登录
首页 » VHDL » verilog实现的1024位的大数模逆算法,引入RAM作为数据通道

verilog实现的1024位的大数模逆算法,引入RAM作为数据通道

于 2022-12-18 发布 文件大小:5.45 kB
0 147
下载积分: 2 下载次数: 1

代码说明:

verilog实现的1024位的大数模逆算法,引入RAM作为数据通道-verilog to achieve the 1024 Modular inverse algorithms, the introduction of RAM as a data channel

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 本实验教程选用Xilinx公司的产品X9572,与之配套的开发软件为ISE4.1i,可进行原理图的输入和VHDL硬件描述语言的输入,并且可利用Modelsim进
    本实验教程选用Xilinx公司的产品X9572,与之配套的开发软件为ISE4.1i,可进行原理图的输入和VHDL硬件描述语言的输入,并且可利用Modelsim进行功能仿真和时序仿真。-In this study, selected Xilinx tutorial products X9572, with supporting the development of software for ISE4.1i, schematic can be input and VHDL hardware description language input, and can use Modelsim functional simulation and timing simulation.
    2022-03-21 02:07:25下载
    积分:1
  • UC1676C
    51单片机测试程序,IC:UC1676,4线串口(51 MCU test program, IC:UC1676 4-LINE, SPI INTERFACE)
    2020-10-17 11:17:28下载
    积分:1
  • VHDL语言100例详解
    说明:  适合入门及进阶的100个VHDL练习题,从易到难(100 VHDL exercises for beginners and advanced students, from easy to difficult)
    2020-04-10 16:52:07下载
    积分:1
  • goertzel
    goertzel stuff. contains matlab files and different explanations of how it is used for DTMF decoding.
    2009-10-15 23:03:55下载
    积分:1
  • hdb3a
    快速实现HDB3码与普通码二进制码的转换,方便学习与了解HDB3码的转换(Quickly achieve HDB3 code and common code binary code conversion, facilitate learning and understanding HDB3 code conversion)
    2020-11-09 15:09:48下载
    积分:1
  • 2022-01-26 04:29:06下载
    积分:1
  • 8_sys_clock
    黑金开发板对时钟信号的编写实验以及调试,相关代码如压缩包所示(CLOCK FPGA)
    2012-09-18 22:51:36下载
    积分:1
  • RISC-V-Reader-Chinese-v2p1
    RISC-V 芯片设计规范,很有参考价值,开源芯片设计必备参考资料,希望对大家有帮助。(The RISC-V Foundation is chartered to standardize and promote the open RISC-V instruction set architecture)
    2020-07-01 23:00:02下载
    积分:1
  • EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。...
    EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。-EDA design of experiments, prepared by VHDL code digital clock showing the hours, seconds, hours. According to the frequency of different settings, time to adjust speed.
    2022-10-28 17:25:03下载
    积分:1
  • VHDL_Snake_Game
    在FPGA开发板上用VHDL语言实现了贪吃蛇游戏,开发软件为quartus 2.这是详细的实验报告,包括源码(Snake game with VHDL FPGA development board, software development quartus 2 This is a detailed experimental report, including the source)
    2012-06-25 16:15:26下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载