登录
首页 » VHDL » UART模块用VHDL。

UART模块用VHDL。

于 2022-12-24 发布 文件大小:475.01 kB
0 99
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言编写的串口通讯模块,可以实现发送和接受功能。-A UART module writen in VHDL.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • conv_encoder
    TD-LTE中(3.1.7)咬尾卷积码编码器verilog代码(Tail-biting convolutional code encoder verilog code)
    2014-04-09 11:12:43下载
    积分:1
  • vga
    利用FPGA控制VGA显示器显示字符汉字的程序,里面有注释。(VGA display with FPGA control procedures Kanji characters, there are comments.)
    2013-11-25 11:59:13下载
    积分:1
  • FFT
    使用VHDL语言实现对快速傅立叶变换算法的实现,并通过仿真验证其正确性。(Using VHDL language implementation for the realization of fast Fourier transform algorithm, and its correctness is validated by computer simulation.)
    2021-04-03 21:49:05下载
    积分:1
  • verilog编写的计算百分比模块
    verilog编写的计算百分比模块-Verilog prepared by calculating the percentage module
    2022-01-31 18:38:18下载
    积分:1
  • sdram_hr_hw_4port
    这个是DE2上的SDRAM 四个端口的驱动代码,相当实用!(This is a four-port SDRAM on a DE2 driver code, very useful!)
    2010-07-14 21:21:05下载
    积分:1
  • TCAM
    基于TCAM的高速路由查找,逻辑实现深度为32的内容查找,得到索引和命中指示(TCAM lookup based on a high-speed routing logic to realize the depth of content to find 32, get indexed and hit instructions)
    2014-12-10 20:41:31下载
    积分:1
  • altera EP1C6Q240C6开发板原理图
    altera EP1C6Q240C6开发板原理图-altera EP1C6Q240C6 SCH
    2022-12-08 05:45:03下载
    积分:1
  • Building the CPU datapath
    Building the CPU datapath
    2022-07-24 12:10:47下载
    积分:1
  • Verilog Blocking and Non Blocking
    Verilog Blocking and Non Blocking
    2022-01-27 18:34:43下载
    积分:1
  • traffic_lights
    用Verilog实现的交通信号灯控制,主干道和支路通行的时间不相等(Using Verilog implementation of traffic signal control, the trunk road and the slip is not the same passage of time)
    2009-03-28 18:31:31下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载