-
基于FPGA的uart控制器,波特率可选,VHDL编程,Quartusii 6.0 平台,vhdl语言编程...
基于FPGA的uart控制器,波特率可选,VHDL编程,Quartusii 6.0 平台,vhdl语言编程-FPGA-based UART controller, an optional baud rate, VHDL programming, Quartusii 6.0 platform, vhdl language programming
- 2022-12-05 20:10:10下载
- 积分:1
-
FPGA-PID
基于FPGA设计的一个PID控制系统,完成对物体检测和运动控制;直流电机和步进电机驱动模块是可选的。(PID control system based on FPGA: Objection detection, movement control, motor driver is optional)
- 2018-03-08 23:01:30下载
- 积分:1
-
Altera USB声卡
altera usb 下载线DIY完全资料-altera usb blaster
- 2022-04-29 21:31:03下载
- 积分:1
-
很好的quartus软件仿真教程,flash版。
很好的quartus软件仿真教程,flash版。-Good quartus software simulation tutorials, flash version.
- 2023-03-08 19:40:06下载
- 积分:1
-
fpga
简易数字存储示波器verilog源代码 经过EP2C8Q208C8验证(Simple digital storage oscilloscope verilog source code has been verified EP2C8Q208C8)
- 2013-07-16 13:04:03下载
- 积分:1
-
基于FPGA的VGA彩条显示 可用PAXplusII仿真
基于FPGA的VGA彩条显示 可用PAXplusII仿真-FPGA-based VGA color display available PAXplusII Simulation of
- 2022-07-12 22:45:31下载
- 积分:1
-
This program is Verlog language program, using QUARTUS6.0 preparation, program i...
本程序为Verlog语言程序,采用QUARTUS6.0编写,程序实现的功能是控制AD2S80的转换和和数据总线上数据的读取-This program is Verlog language program, using QUARTUS6.0 preparation, program implementation function is to control the conversion and AD2S80 and data bus to read data
- 2022-02-10 16:51:45下载
- 积分:1
-
synchronous serial data transmission circuit SSDT the basic function is to conve...
同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。
系统以同步信号开始连续发送四个字节,在发送中出现5个1时插入一个0,在四个数据发送结束而下一次同步没有开始之前,发送7FH,这时中间不需要插入零
-synchronous serial data transmission circuit SSDT the basic function is to convert parallel data into serial and the same this step. System write and read sequential fully compatible Intel8086 timing. Synchronized signal system to start sending four consecutive bytes, in this emerging 5 1:00 insert a 0, at the end of four data sent and the next synchronization not started before, sending seven FH, then the middle is not inserted
- 2022-03-21 08:08:19下载
- 积分:1
-
COSTAS环载波同步
说明: how to come ture a costas loop in FPGA with verilog,it is very useful on project
- 2019-05-07 11:12:02下载
- 积分:1
-
VCS
VCS详细学习资料。内涵专业研究院所内部培训资料。适合于初学者学习使用,易于上手。(VCS learning)
- 2012-10-26 10:14:09下载
- 积分:1