登录
首页 » Verilog » Carry look ahead adder with saturating arithmetic

Carry look ahead adder with saturating arithmetic

于 2023-01-16 发布 文件大小:2.62 kB
0 124
下载积分: 2 下载次数: 2

代码说明:

用Verilog实现的16位进位先行加法器。实现了饱和算法。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • multifre
    说明:  资料的内容是实现旋转机械同步整周期采样的数据采集系统相关文献资料,包括鉴相信号如何倍频,机械振动信号相位如何检测等的实现方法。(Information content is for rotating mechanical synchronization synchronous sampling data acquisition system-related documents, including the Kam-believe number to harmonic mechanical vibration signal phase to detection of realization.)
    2010-04-26 15:56:20下载
    积分:1
  • vga
    vga,显示彩条,及其简单易懂,适合初学(vga, display color bars, and its easy-to-understand, suitable for beginners)
    2012-10-10 21:10:15下载
    积分:1
  • ddr3_model
    一个verilog语言开发编写的简单的ddr3模型(A simple model ddr3, written with verilog language)
    2020-08-26 17:38:13下载
    积分:1
  • 6b9074ce1a0287439b03d7463ac22bb3
    测温,数码管显示,基于FPGA 的verilog程序,基于DS18B20(Temperature measurement)
    2018-03-10 20:40:59下载
    积分:1
  • fpga1
    说明:  基于EasyFPGA030的直流电机控制电路设计和四位数字密码锁。(DC Motor Control Based on EasyFPGA030 circuit design and four-digit combination lock.)
    2010-05-03 20:20:42下载
    积分:1
  • HDB3modelsim
    HDB3编码通过verilog实现,通过modelsim仿真(HDB3 coding is implemented by Verilog and simulated by Modelsim)
    2020-06-18 05:20:02下载
    积分:1
  • ODBC
    ODBC编程实例,使用ODBC对基于开关量数据采集卡的通信接口设计与实现。(ODBC programming examples, using ODBC for data acquisition card based digital communications interface design and implementation.)
    2013-07-14 13:16:35下载
    积分:1
  • fft_16
    基于FPGA用verilog语言实现16点FFT(16-point FFT FPGA-based verilog language)
    2021-04-18 15:28:51下载
    积分:1
  • Clock_1602
    基于FPGA的1602时钟显示,驱动1602显示时钟,矩阵键盘调时(1602 FPGA-based clock display, clock display driver 1602, when the transfer matrix keyboard)
    2011-06-29 00:58:51下载
    积分:1
  • mig_v7_4
    说明:  针对XILINX 7系列FPGA 中MTG的驱动代码,代码的接口部分主要分为两个部分,一是控制DDR的DMA大小,选择读写,每次DMA的起始地址;二数据部分为AXIS。 已经在多个工程中使用。(For the driver code of MTG in XILINX 7 series FPGA, the interface part of the code is mainly divided into two parts, one is to control the DMA size of DDR, select read and write, the starting address of each DMA; the second data part is AXIS. It has been used in multiple projects.)
    2020-05-09 16:05:17下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载