登录
首页 » VHDL » 一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合...

一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合...

于 2023-01-18 发布 文件大小:2.73 kB
0 128
下载积分: 2 下载次数: 1

代码说明:

一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合-FIFO realize a new method, verilog description, modelsim 6.0 through simulation, Quartue integrated

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • XILINXCPLD combine the simulation RS232 communication Verilog source
    结合XILINXCPLD所做的模拟RS232通信verilog源程序-XILINXCPLD combine the simulation RS232 communication Verilog source
    2022-01-28 06:03:56下载
    积分:1
  • RS_DesignNote
    Reed-solomon decoder, encoder design note
    2010-08-16 09:16:04下载
    积分:1
  • finale
    a power point presentation presenting how to impliment EMF and GMF with DDS
    2016-10-28 17:48:42下载
    积分:1
  • ROM
    4 bit ROM for Quartus
    2009-09-14 08:45:22下载
    积分:1
  • CLZ32
    针对32位MIPS微处理器中CLZ指令(对单个字高位连零进行计数)的实现电路,使用了类似于超前进位的逻辑结构。包含测试文档,以及Design Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
    2021-03-31 19:39:08下载
    积分:1
  • 基于FPGA的数字频率计VHDL源码(精确到1.1hz至20.0mhz)
    当时是用于课程设计而编写的代码,经过的运行没有错误。精确率很高。基于FPGA的数字频率计VHDL源码(精确到1.1hz至20.0mhz)
    2022-02-14 20:48:42下载
    积分:1
  • verilog-axi-master
    说明:  Verilog AXI Components Readme GitHub repository: alexforencich verilog-axi
    2020-11-04 14:39:51下载
    积分:1
  • DAC_sinewave_timer_int
    8051 1Khz sine wave generator. make use of DAC0808 and timer 0 interrupt. Also single led is blinked continuously.
    2011-12-12 13:19:08下载
    积分:1
  • VER_I2C_EEPROM
    EEPROM 的verilog仿真模型(cat24cxx系列)(verilog simulition Model of EEPROM,include cat24cxx)
    2016-10-15 11:37:50下载
    积分:1
  • 29_ad9226_test
    用Verilog编写ad_9866的相应程序,在FPGA上实现相应功能(The corresponding program of ad_9866 is written with Verilog, and the corresponding functions are realized on the FPGA.)
    2019-06-24 16:43:27下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载