登录
首页 » VHDL » VGA FPGA时序仿真,仿真的PS / 2键盘接口VHDL源C.

VGA FPGA时序仿真,仿真的PS / 2键盘接口VHDL源C.

于 2023-01-19 发布 文件大小:285.50 kB
0 128
下载积分: 2 下载次数: 1

代码说明:

用FPGA模拟VGA时序、模拟PS/2总线的键盘接口VHDL源代码,基于Xilinx spartan3-VGA FPGA timing simulation, simulation PS/2 keyboard interface bus VHDL source code, Based on Xilinx spartan3

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RS
    说明:  本文设计了基于FPGA的,用verilog HDL语言描述的在伽罗华域GF( )上的RS(6,4)编码器。在ISE软件上用verilog HDL语言分别对每个模块进行描述,然后在软件上进行编译、仿真,最终实现RS(6,4)编码,下载之后用chipscope采集数据,分析符合仿真结果,达到设计的要求。(This paper is designed based on FPGA, described by Verilog HDL language in Galois field GF () on RS (6,4) encoder. Using the ISE software Verilog HDL language for each module is described, and then compile, simulation in software, the ultimate realization of the RS (6,4) encoding, after downloading by chipscope data acquisition, the analysis with the simulation results meet the design requirements.)
    2017-08-25 17:59:14下载
    积分:1
  • here is realized simple FIFO stack in vhdl. very simple example, but very help...
    here is realized simple FIFO stack in vhdl. very simple example, but very helpful.
    2022-03-12 07:44:59下载
    积分:1
  • fpga_2014_flappy_bird
    用VHDL语言写了个FLAPPY_BIRD的程序,利用板子与屏幕可以运行游戏(VHDL language to write a program FLAPPY_BIRD by the board and the screen can run the game)
    2020-11-06 09:59:49下载
    积分:1
  • AHB-answers
    这个文档回答了很多关于AHB总线在使用上经常遇到的问题(this doc gives a lot of answers for using AHB bus when doing design)
    2020-10-21 12:17:24下载
    积分:1
  • RS2
    该源代码是RS(31,19)码的完整编译码程序,采用的是VerilogHDL语言,包含了RS码的编码和译码,这蛋疼的东西花费好多时间(The source code is RS (31,19) code complete encoding and decoding procedures, and spend a lot of time using is VerilogHDL language contains the encoding and decoding of RS codes, this egg pain)
    2012-09-09 13:04:41下载
    积分:1
  • 用Verilog做的SD卡控制器(有详细的注释)
    SDIO 接口,实现SD卡的控制器功能,带有详细的注释(SDIO Interface,to realize the controller of SD Card,and have detail description.)
    2020-06-16 22:00:01下载
    积分:1
  • 在QuartusII下进行编译和仿真的时候,会出现一堆warning,有的可以忽略,有的却需要注意...
    在QuartusII下进行编译和仿真的时候,会出现一堆warning,有的可以忽略,有的却需要注意-QuartusII warning solving
    2022-03-01 12:03:29下载
    积分:1
  • Mano-CPU_VHDL-Implementation
    Mano s cpu for Man s instructions
    2012-04-28 01:04:57下载
    积分:1
  • 数字信号处理的FPGA实现-第三版-verilog源程序
    数字信号处理的FPGA实现, 包括了FPGA基础知识,浮点运算,信号处理的FIR FFT等,附录包含源代码(Digital signal processing FPGA implementation, including the basic knowledge of FPGA, floating point operations, signal processing FIR, FFT, etc., the appendix contains the source code)
    2017-08-06 17:38:33下载
    积分:1
  • CH372
    USB设备接口的驱动程序,采用verilogHDL语言编写,并包含相关说明资料(USB device driver interface, using verilogHDL language, and contains descriptive information)
    2014-01-03 02:23:08下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载