登录
首页 » VHDL » VGA FPGA时序仿真,仿真的PS / 2键盘接口VHDL源C.

VGA FPGA时序仿真,仿真的PS / 2键盘接口VHDL源C.

于 2023-01-19 发布 文件大小:285.50 kB
0 39
下载积分: 2 下载次数: 1

代码说明:

用FPGA模拟VGA时序、模拟PS/2总线的键盘接口VHDL源代码,基于Xilinx spartan3-VGA FPGA timing simulation, simulation PS/2 keyboard interface bus VHDL source code, Based on Xilinx spartan3

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DualPortRAM
    此程序是Verilog HDL语言读写RAM的程序希望大家有用(This is Verilog HDL Promang)
    2020-10-29 21:19:57下载
    积分:1
  • 16x2液晶显示驱动设计的FPGA。
    16X2液晶显示屏的FPGA显示驱动设计。-16x2 LCD display driver design of the FPGA.
    2022-02-27 02:16:22下载
    积分:1
  • DDR3读写测试
    MIG IP控制DDR3读写测试,于MIG IP核用户接口时序较复杂,这里给出扩展接口模块用于进一步简化接口时序。(MIG IP controls DDR3 reading and writing tests, and the time sequence of MIG IP kernel user interface is more complex.)
    2018-03-28 16:01:36下载
    积分:1
  • SDRAM基础性控制核 很有用的 VHDL状态机实现
    SDRAM基础性控制核 很有用的 VHDL状态机实现-SDRAM control of the nuclear basic useful VHDL state machine implementation
    2022-07-10 17:18:23下载
    积分:1
  • costas
    costas的verilog程序,包含乘法器,DDS,鉴相器,环路滤波器等模块(costas the verilog program, including multipliers, DDS, phase detector, loop filter modules)
    2011-08-19 10:20:53下载
    积分:1
  • PS2LCDController
    PS2键盘LCD显示控制器的vhdl代码,很难得(PS2LCDController vhdl code)
    2010-02-10 17:59:25下载
    积分:1
  • pdf
    说明:  一种基于FPGA的调频连续波方位向多通道 FMCW SAR的实时成像信号处理方法及FPGA,包 括:步骤一、计算重构矩阵;步骤二、重构方位向 多通道数据,包括:步骤2 .1、对各个通道的回波 数据沿方位向分别间隔补零,并进行方位向傅里 叶变换;步骤2 .2、将方位向傅里叶变换之后各个 通道方位向相同位置的点组合为一个向量并与 重构矩阵相乘,得到重构完成的方位向数据;(An azimuth multichannel FMCW based on FPGA FMCW SAR real-time imaging signal processing method and FPGA, package Including: Step 1: calculate the reconstruction matrix; step 2: reconstruct the orientation Multichannel data, including: step 2.1, echo of each channel The data is compensated with zero along the azimuth direction respectively, and the azimuth Fourier is carried out Step 2.2, after the azimuth Fourier transform The points of the same position in the channel azimuth are combined into a vector and are connected withThe reconstruction matrix is multiplied to get the reconstructed azimuth data Step 2.3. Repeat step 2.3 for the data of different distance gates)
    2020-02-07 19:47:41下载
    积分:1
  • "Verilog HDL Design Guide" 4
    《Verilog HDL 程序设计教程》4-"Verilog HDL Design Guide" 4
    2023-06-21 01:20:03下载
    积分:1
  • 一个在FPGA芯片上实现UART功能的vhdl源代码,提供了UART的集成
    一个在FPGA芯片上实现UART功能的vhdl源代码,提供了UART的集成-an FPGA chip to achieve UART function vhdl source code, providing integrated UART
    2022-01-21 03:04:04下载
    积分:1
  • 用VHDL语言编写的代码,以供大家学习和交流,方便大家学习!...
    用VHDL语言编写的代码,以供大家学习和交流,方便大家学习!-prepared using VHDL code for all to study and exchange to facilitate learning!
    2023-01-23 12:20:04下载
    积分:1
  • 696522资源总数
  • 104049会员总数
  • 30今日下载