登录
首页 » VHDL » 基于VHDL语言描述的一个分频器,根据端口值,可作为四分频,八分频等分频器使用。...

基于VHDL语言描述的一个分频器,根据端口值,可作为四分频,八分频等分频器使用。...

于 2023-01-22 发布 文件大小:1.37 kB
0 119
下载积分: 2 下载次数: 1

代码说明:

基于VHDL语言描述的一个分频器,根据端口值,可作为四分频,八分频等分频器使用。-based on VHDL description of a divider, according to port value, as a quarter of frequency, Frequency Divider interval such use.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Calculation of square roots via ASM
    算法状态机方法是一种设计有限状态机的方法。它用来表示数字集成电路的图表。ASM图类似于状态图,但形式化程度较低,因此更易于理解。ASM图表是描述数字系统顺序操作的一种方法系统。这个这项工作的目的是通过一个用vhdl编写的算法状态机(ASM)来计算一个数的平方根的整数部分。这项工作附在用葡萄牙语编写的报告之后。
    2022-01-23 11:17:55下载
    积分:1
  • Tri-Eth
    采用xilinx三太以太网ip核,tri-mode MAC完成千兆以太网数据传输(Too Ethernet using xilinx ip three nuclear, tri-mode MAC Gigabit Ethernet data transmission is completed)
    2014-03-06 22:00:43下载
    积分:1
  • xilinx_dna_read
    该模块已经成功运用在xilinx xc6slx45t,xc6slx75t多个产品中,经过实践证明,采用dna及其加密算法加密是一种成本低廉(无需另外加密芯片)可靠的加密手段。Xilinx Spartan-6 FPGA读取DNA数据并进行比较,产生比较结果信号输出。附带有xilinx DNA.ppt说明及调试注意事项。(The module has been successfully used in xilinx xc6slx45t, multiple xc6slx75t products, proven, and the encryption algorithm uses dna is a low-cost (no additional encryption chip) reliable means of encryption. Xilinx Spartan-6 FPGA reads the data and compare DNA to produce a comparison result signal output. Xilinx DNA.ppt comes with instructions and commissioning notes.)
    2020-10-15 20:07:29下载
    积分:1
  • HDB3
    用Verilog HDL语言进行HDB3编码,并通过Quartus Ⅱ仿真验证(With the Verilog HDL language HDB3 coding, and simulation by Quartus Ⅱ)
    2020-11-30 11:19:28下载
    积分:1
  • FPGA
    基于FPGA与LM4550B的AC97软声卡VHDL语言驱动,版本2.0-FPGA-based soft and LM4550B the AC97 sound card driver VHDL language, version 2.0
    2022-10-28 20:25:03下载
    积分:1
  • usbd_ucos
    基于ALINX AX7020硬件平台的USB-OTG通信程序。操作系统采用uCOS III v1.41,基本实现了双向USB2.0 块传输(Bulk Transfer)通信,zynq的PS端接收USB数据并回传至主机。经测试,主机端Window10系统采用libUSBK编程时,采用64字节的块时,传输速率可达210Mbps。zynq开发工具为Vivado2015.4,程序包中包含了全部的硬件和软件工程文档。(A USB-OTG communication project where an AX7020 platform is employed as USB device. The embeded operating system is uCOS III of version 1.41, and the FPGA toolchain is Vivado 2015.4. This project implements a full speed bidirectional USB2.0 bulk transfer. A test on Windows 10 host with libUSBK shows that the transfer speed is up to 201Mbps.)
    2020-09-09 09:38:02下载
    积分:1
  • 8位深,9位宽FIFO VHDL源码设计,如需改进可在此基础上扩展
    8位深,9位宽FIFO VHDL源码设计,如需改进可在此基础上扩展-8 deep, 9-bit wide FIFO VHDL source design, for improving on this basis can be extended
    2023-06-13 12:25:03下载
    积分:1
  • LabView
    说明:  阿尔泰PCI8664的采集卡labview程序(PCI8664,labview,programm)
    2021-04-14 16:48:55下载
    积分:1
  • __keyBoard
    vhdl编写的4X4键盘扫描程序,可以有效的消除抖动,并且提供蜂鸣器输出。(VHDL prepared 4X4 keyboard scanner, you can effectively eliminate jitter and provide buzzer output.)
    2007-10-24 09:11:11下载
    积分:1
  • LDPC-long40rate0.5-encode-and-decode
    LDPC的短码,码长为40速率为0.5的LDPC码的设计,用的是QC矩阵,压缩文件为原码部分,工程太大传不上去。(LDPC short code, a code length of 40 rate of 0.5 LDPC code design, using a QC matrix, the compressed file is part of the original code, do not pass up the works too.)
    2013-07-01 09:28:47下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载