登录
首页 » VHDL » 数字电路 贪食蛇游戏

数字电路 贪食蛇游戏

于 2022-03-17 发布 文件大小:525.60 kB
0 142
下载积分: 2 下载次数: 1

代码说明:

VHDL     贪食蛇游戏用游戏把子上下左右控制蛇的方向,寻找吃的东西,每吃一口就能得到一定的积分,而且蛇的身子会越吃越长,身子越长玩的难度就越大,不能碰墙,不能咬到自己的身体,更不能咬自己的尾巴,等到了一定的分数,就能过关,然后继续玩下一关。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LFSR模块,单个模块,实现移位寄存器,生成测试用pattern
    LFSR模块,单个模块,实现移位寄存器,生成测试用pattern-LFSR
    2023-05-12 15:15:03下载
    积分:1
  • music
    说明:  是用VHDL语言编写的乐曲演奏程序,详细的写了各个模块的子程序(VHDL language is the music playing program)
    2009-08-17 08:52:31下载
    积分:1
  • crc校验,经验证正确,下载就可直接用,有不足的地方可以指正,
    crc校验,经验证正确,下载就可直接用,有不足的地方可以指正,-CRC check, certified correct, you can download directly, there are deficiencies can correct me,
    2022-10-07 11:55:03下载
    积分:1
  • example
    一个电子秒表,最大显示59.99,具有暂停和reset功能(An electronic stopwatch, the maximum display 59.99, with a pause and reset functions)
    2013-12-17 12:28:14下载
    积分:1
  • sd_slave_device
    verilog source code for SD card SLAVE DEVICE IP-Core
    2021-04-12 22:18:56下载
    积分:1
  • 系数为4的扰码生成器,并每四位扰码产生一个触发串并转换的触发信号,可用于4b/5b编码的触发信号。verilog程序,带test程序...
    系数为4的扰码生成器,并每四位扰码产生一个触发串并转换的触发信号,可用于4b/5b编码的触发信号。verilog程序,带test程序-coefficient of the four scrambler generator, and every four scrambler have triggered a string conversion and the trigger signal can be used to trigger 4b/5b coding signal. Verilog procedures, with test procedures
    2022-08-08 00:04:21下载
    积分:1
  • m_vhdl
    伪随机序列发生器的vhdl算法 设计一个伪随机序列发生器,采用的生成多项式为1+X^3+X^7。要求具有一个RESET端和两个控制端来调整寄存器初值(程序中设定好四种非零初值可选)(m sequence vhdl)
    2009-03-10 21:45:31下载
    积分:1
  • This project features a full
    This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM. The core acts as a slave WISHBONE device. The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an uncompressed PCM 16 bits Mono WAV file and outputs an IMA ADPCM compressed WAV file. Compression ratio is fixed for IMA-ADPCM, being 4:1. PLEASE NOTICE THAT THIS CORE IS LICENSED UNDER http://creativecommons.org/licenses/by-nc-sa/3.0/ (Creative Commons Attribution-Noncommercial-Share Alike 3.0 Unported). That means you may use it only for NON-COMMERCIAL purposes.
    2022-07-25 20:05:07下载
    积分:1
  • RLS.v
    用verilog实现的一个2抽头RLS自适应滤波器的代码(A realization with verilog HDL code of a two-tap RLS adaprive fliter )
    2021-04-29 11:48:43下载
    积分:1
  • zhuangtaiji
    这是一个最最常用的用vhdl写的状态机,几乎哪儿都用得到(a very good state machine)
    2009-03-14 19:25:29下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载