登录
首页 » VHDL » RS232 communication protocol with the VHDL language, based on the Altium Designe...

RS232 communication protocol with the VHDL language, based on the Altium Designe...

于 2023-01-28 发布 文件大小:2.72 MB
0 141
下载积分: 2 下载次数: 1

代码说明:

此RS232通信协议用VHDL语言实现,基于Altium Designer公司的Protel DXP开发平台。本人是基于Nanaboard开发板编写的程序,其他用户只需要对配置文件进行修改即可用于其他电路板。-RS232 communication protocol with the VHDL language, based on the Altium Designer

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ces_svtb_2011.12
    synopse sv培训lab,是学习systemverilog非常好的资料,放心下载。(synopsis sv training lab)
    2021-04-19 11:18:51下载
    积分:1
  • Fpga开发应用,jtag方面的源代码,VHDL
    Fpga开发应用,jtag方面的源代码,VHDL-Fpga development and application, jtag in the source code, VHDL
    2022-04-10 02:08:59下载
    积分:1
  • IEEE Standard for Verilog 2005
    IEEE Standard for Verilog 2005
    2017-06-05 13:53:12下载
    积分:1
  • RAM控制的VHDL实现 真的很有用
    RAM控制的VHDL实现 真的很有用 -VHDL implementation of the RAM control true true useful useful
    2023-09-01 03:40:03下载
    积分:1
  • 595_8led
    74hc595 driver 8 led
    2013-03-28 21:10:33下载
    积分:1
  • hbf
    half band filter code
    2015-03-30 18:24:44下载
    积分:1
  • 这是我自己写的4人表决器源码,在xilinx Spartan3E 上已经调试成功,拿出来与大家分享!...
    这是我自己写的4人表决器源码,在xilinx Spartan3E 上已经调试成功,拿出来与大家分享!-that I wrote four voting machine source code, In xilinx Spartan3E debugging has been successful, with the show to share with you!
    2022-01-27 20:17:47下载
    积分:1
  • fjq1
    介绍了在数字语音通信中, 利用在系统可编程技术和复杂可编程逻辑器件CPLD, 实现了数字语音的复接和分接 对于其中的单稳态电路的数字化和数字锁相环提取位同步信号也进行了详细的设计说明。实际应用结果表明, 系统工作稳 定可靠, 设计是成功的。(Describes the digital voice communications, the use of in-system programmable technical and complex programmable logic device CPLD, to achieve the digital voice multiplexer and demultiplexer for the single steady state in which the digital circuit and digital phase locked loop extraction bit synchronization signals are also carried out a detailed design specification. The practical application results show that the system works stable and reliable design is successful.)
    2020-12-01 10:39:28下载
    积分:1
  • this a fpga sparttan 3e based project in which i have made a game based on vg...
    this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for ps/2 interface .-this is a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for ps/2 interface .
    2022-05-21 12:25:58下载
    积分:1
  • 篮球24秒可控计时器设计
    用VHDL语言设计篮球24秒可控计时器功能说明:1.具有24秒计时、显示功能;              2.设置外部按键,完成清零、暂停、恢复控制;              3.24秒倒计时,时间间隔为1s;               4.时间到后发出报警信号,并在3s后解除。
    2022-05-28 22:06:17下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载